# MODULE 5-ANALOG INTEGRATED CIRCUITS <br> CREDITS-4 <br> COURSE CODE: EC 204 

## SPECIALIZED ICS AND APPLICATIONS

## 555 TIMER IC

- Highly stable device for generating accurate time delay or oscillation
- Signetics corporation-SE 555/NE 555
- Provide time delay from $\mu$ s to hours
- Supply voltage : +5 V to +18 V
- Load:200mA
- Compatible with TTL and CMOS

WORKING:
$3,5 \mathrm{~K} \Omega$ internal resistors act as voltage divider,
Bias voltages of (2/3)Vcc to UC(Upper Comparator) (1/3) Vcc to LC(Lower Comparator),
Vcc is the supply voltage
These bias voltages help in determining timing Interval.

Apply modulation voltage to the control voltage
Capacitor $(0.01 \mu \mathrm{~F})$ between pin 5 and ground to bypass Noise or ripple from the supply

## Functional diagram of 555 timer



## Continued.....

- $1^{\text {st }}$ Comparator(inverting terminal) $i / p 2 R^{*} V c c /(2 R+R)=\frac{2}{3} V c c$.Compares threshold voltage at pin 6 with the reference voltage $2 / 3 \mathrm{Vcc}$
- $2^{\text {nd }}$ comparator(non inverting terminal) $i / p-V c c^{*} R / 3 R=\frac{1}{3} \mathrm{Vcc}$. Compares the trigger voltage at pin 2 with the reference voltage $1 / 3 \mathrm{Vcc}$
- A comparator is a circuit element that compares two analog input voltages.
- If the input voltage at the positive terminal is higher than the input voltage at the negative terminal the comparator will output 1. Vice versa, if the voltage at the negative input terminal is higher than the voltage at the positive terminal, the comparator will output 0 .
- In the stable state, Q' of FF will be high.0/p becomes low due to power amplifier(inverter)
- A negative going trigger is applied to pin $2,0 / \mathrm{p}$ of LC goes high and sets $\mathrm{FF}\left(\mathrm{Q}=1, \mathrm{Q}^{\prime}=0\right.$ )
- When the threshold voltage at pin 6 is greater than $2 / 3 \mathrm{Vcc}$, $\mathrm{o} / \mathrm{p}$ of UC goes high and resets $\mathrm{FF}\left(\mathrm{Q}=0, \mathrm{Q}^{\prime}=1\right)$
- Reset pin 4 to reset the FF.It overrides the effect of o/p of FF when resetted. (o/p=0)
The 4th pin is RESET pin which is active low and is connected to Vcc to avoid accidental resets.


## MONOSTABLE MULTIVIBR ATOR USING 555



The Monostable Multivibrator will be in its stable state (Output LOW) until it is triggered.
When a negative trigger is applied to the Trigger pin of 555 Timer, output of lower comparator will become HIGH and output of upper comparator will be LOW, since the capacitor voltage is zero. This makes the output HIGH. ( $\mathrm{S}=1, \mathrm{R}=0, \mathrm{Q}=1, \mathrm{Q}^{\prime}=0 \mathrm{o} / \mathrm{p}=1$ )

As $Q^{\prime}=0$, The Discharge transistor turns OFF and the capacitor starts charges through resistor R to Vcc .

## Continued........

- After the negative trigger, output of lower comparator becomes LOW and that of upper comparator remains HIGH as capacitor charges and threshold pin 6 becomes greater than $2 / 3 \mathrm{Vcc}$. This makes the $o / p$ LOW. (S=0,R=1,Q=0,Q'=1,o/p=0)
- This turns ON the discharge transistor and the capacitor discharges.
- The circuit remains in its stable state (Output LOW) until next trigger occurs.
- Voltage across the capacitor, $\mathrm{vc}=\mathrm{Vcc}\left(1-e^{\frac{-t}{R C}}\right)$
- At time $\mathrm{t}=\mathrm{T}, \mathrm{vc}=\frac{2}{3} \mathrm{Vcc}$
- $\frac{2}{3} \mathrm{Vcc}=\operatorname{Vcc}\left(1-e^{\frac{-T}{R C}}\right)$
- $\mathrm{T}=-\mathrm{RC} \ln \left(\frac{1}{3}\right)=1.1 \mathrm{RC}$

1. Design a monostable mv using 555 for a pulse period of 1 ms Ans:T=1.1RC
Let $\mathrm{C}=0.1 \mu \mathrm{~F} \quad 1^{*} 10^{-3}=1.1^{*} \mathrm{R}^{*} 0.1^{*} 10^{-6}$
$\mathrm{R}=\frac{1 * 10^{-3}}{1.1 * 0.1 * 10^{-6}}=8.2 \mathrm{~K}^{\prime} \Omega$


## APPLICATIONS IN MONOSTABLE MODE:

- Missing pulse detector:

$\mathrm{Q}=1, \mathrm{Q}^{\prime}=0$ and $\mathrm{o} / \mathrm{p}=1$ (high) Condition:Time period >triggering pulse
When a pulse misses,trigger $\mathrm{i} / \mathrm{p}$ is high and transistor becomes reverse biased and threshold voltage becomes greater and $\mathrm{Q}=0, \mathrm{Q}^{\prime}=1$ and $\mathrm{o} / \mathrm{p}=0($ Low $)$.helps to detect missing heart beat, speed control and measurement


## Continued.........

- Linear ramp generator:


- The current charge with the help of PNP is signified as:
$\mathrm{i}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{E}} / \mathrm{R}_{\mathrm{E}}$
where $V_{E}=R_{2} /(R 1+R 2) * V_{C C}+V_{B E}$
- When a trigger starts the monostable multivbrator as shown in figure, the PNP current source forces a constant charging into the capacitor C . The voltage across the capacitor is, therefore, a ramp as illustrated in the figure. The slope of the ramp is given as $s=1 / \mathrm{C}$
- When 555 monostable multi-vibrator timer is enabled, the source of current from the PNP pushes to charge constantly to C Capacitor. Therefore, the voltage available in the capacitor is a ramp


## Continued....

## - Frequency Divider:

When the IC 555 is used as a monostable multivibrator, a positive going rectangular pulse is available at the output when a negative going pulse of short duration is applied at the trigger input. By adjusting the time interval $t$ of the charging or timing circuit the device can be made to work as a Frequency Divider circuit.

If the timing interval $t$ is made slightly larger than the time period of the input pulse (trigger pulse), the device can act as a Divide - by - two circuit. The timing interval can be controlled by appropriately choosing the values of the resistor R and the capacitor C in the timing circuit. The waveforms of the input and output signals corresponding to the divide-by-two circuit are shown below.


## Continued....

The circuit will trigger for the first negative pulse of the trigger input. As a result, the output will go to high state. The output will remain high for the time interval $t$. During this interval, even if a second negative going trigger pulse is applied, the output will not be affected and continues to remain high as the timing interval is greater than the time period of the trigger pulse. On the third negative going trigger pulse, the circuit is retriggered.

So the circuit will trigger on every alternate negative going trigger pulse i.e. there is one output pulse for every two input pulses and hence it is a divide-bytwo circuit. By adjusting the timing interval, a monostable circuit can be made to produce integral fractions of the input frequency.

- Pulse Width Modulation:



## Continued....

The monostable mode of operation of the IC 555 can be turned into a Pulse Width Modulator by applying a modulating signal as the control voltage at the pin 5.

The control signal will modulate the threshold voltage and as a result, the output pulse width is modulated. As the control voltage varies, the threshold voltage; which is the input to the comparator 1, also varies. As a result, the time for charging the capacitor to the threshold voltage level will vary, resulting in a pulse width modulated wave at the output.

Due to the application of the control signal, the upper threshold voltage level for the capacitor will be different. The new upper threshold level UTL is given by UTL = $2 / 3$ VCC + VMOD

Where VMOD is the voltage of the modulating signal.
Because of the new threshold level, the pulse width of the output is given by
$\mathrm{W}=-\mathrm{RC} \ln (1-\mathrm{UTL} / \mathrm{VCC})$
The time period of the output is same as the input.


ASTABLE MULTIVIBRATOR USING 555


Diode D connected in parallel to Rb is only used when an output of duty cycle less than or equal to $50 \%$ is required. The Trigger (pin 2) and Threshold (pin 6) inputs are connected to the capacitor which determines the output of the timer.

The 4th pin is RESET pin which is active low and is connected to Vcc to avoid accidental resets.

## Continued.....

- When the circuit is switched ON, the capacitor (C) voltage will be less than $1 / 3 \mathrm{Vcc}$. So the output of the lower comparator will be HIGH and of the higher comparator will be LOW. This SETs the output of the SR Flip-flop. ( $S=1, R=0, Q=1, Q^{\prime}=0, o / p=1$ )
- Thus the discharging transistor will be OFF as $Q^{\prime}=0$, and the capacitor $C$ starts charging from Vcc through resistor Ra \& Rb.
- When the capacitor voltage will becomes slightly greater than $2 / 3 \mathrm{Vcc}$ the output of the higher comparator will be HIGH and of lower comparator will be LOW. This resets the SR Flipflop. $\left(R=1, S=0, Q=0, Q^{\prime}=1, o / p=0\right)$
- Thus the discharging transistor turns ON and the capacitor starts discharging through resistor Rb .
- Soon the capacitor voltage will be less than $2 / 3 \mathrm{Vcc}$ and greater than $1 / 3 \mathrm{Vcc}$ and output of both comparators will be LOW. So the output of the SR Flip-flop will be the previous state.
- So the discharging of capacitor continuous. This process continuous and a rectangular wave will be obtained at the output.



## Continued...

- Voltage across the capacitor, $\mathrm{vc}=\mathrm{Vcc}\left(1-e^{\frac{-t}{R C}}\right)$

Let t 1 is the time taken to charge from 0 to $\frac{2}{3} \mathrm{Vcc}$
$\frac{2}{3} \mathrm{Vcc}=\mathrm{Vcc}\left(1-e^{\frac{-t 1}{R C}}\right)-----\mathrm{t} 1=1.098 \mathrm{RC}-\cdots----1$
Let t 2 is the time taken to charge from 0 to $\frac{1}{3} \mathrm{Vcc}$
$\frac{1}{3} \mathrm{Vcc}=\mathrm{Vcc}\left(1-e^{\frac{-t 2}{R C}}\right) \cdots----\mathrm{t} 2=0.405 R C-\cdots---2$
Time taken by the capacitor to charge from $\frac{1}{3} \mathrm{Vcc}$ to $\frac{2}{3} \mathrm{Vcc}$
$\mathrm{tON}=\mathrm{t} 1-\mathrm{t} 2=1.098 \mathrm{RC}-0.405 \mathrm{RC}=0.693 \mathrm{RC}$
tON for the circuit $=0.693(R a+R b) C$
tOFF=0.693(Rb)C
Total time $=\mathrm{tON}+\mathrm{tOFF}=0.693(\mathrm{Ra}+2 \mathrm{Rb}) \mathrm{C} \quad \mathrm{f}=\frac{1}{T}=\frac{1.45}{(R a+2 R b) C}$ (Unsymmetrical waveform)
Note:tON>tOFF To obtain a symmetrical waveform, Ra=0, ie pin 7 is directly connected to Vcc
To set at practically any level.D1 is appended and is short circuited so that $\mathrm{tON}=0.693(\mathrm{Ra}) \mathrm{C}$ during charging.tOFF=0.693(Rb)C during discharging.
$\mathrm{T}=\mathrm{tON}+\mathrm{tOFF}=0.693(\mathrm{Ra}+\mathrm{Rb}) \mathrm{C}, \mathrm{f}=\frac{1.45}{(R a+R b) C}$ and $\mathrm{D}=\frac{R b}{(R a+R b)}($ Symmetrical waveform $)$

## APPLICATIONS IN AST ABLE MODE:

- FSK Generator:

In digital data communication, binary code is transmitted by shifting a carrier frequency between two preset frequencies.

This type of transmission is called FSK technique A 555 timer in astable mode can be used to generate FSK signal. Standard digital data input frequency is 150 Hz .

When $\mathrm{i} / \mathrm{p}$ is High, Transistor is OFF and 555 timer works in the normal astable mode of operation

4-2
$\mathrm{f}=\frac{1}{T}=\frac{1.45}{(R a+2 R b) C}$ fo is selected as 1070 Hz by adjusting Ra, Rb and C When $\mathrm{i} / \mathrm{p}$ is Low, Transistor is ON and connects Rc across Ra $\mathrm{f}=\frac{1}{T}=\frac{1.45}{(R a| | R c)+2 R b} \quad$ fo is selected as 1270 Hz by adjusting Rc

## Continued...

## - Pulse Position Modulator:

Constructed by applying a modulating signal to pin 555 connected for astable operation.
The o/p pulse position varies with the modulating signal,since the threshold voltage And the time delay is varied.

2.Design an astable mv using 555 for a frequency of 1 KHz and a duty cycle of $70 \%$.Assume $\mathrm{C}=0.1 \mu \mathrm{~F}$ T=tON+tOFF=0.693(Ra+2Rb)C

Duty cycle $=\frac{\text { ton }}{\text { toN }+ \text { tOFF }}=\frac{\text { toN }}{T}=\frac{0.693(\mathrm{Ra}+\mathrm{Rb}) \mathrm{C}}{0.693(\mathrm{Ra}+2 \mathrm{Rb}) \mathrm{C}}=0.7=\frac{7}{10} \quad \mathrm{Ra}=\frac{4}{3} \mathrm{Rb}$
$\mathrm{T}=0.693(\mathrm{Ra}+2 \mathrm{Rb}) \mathrm{C}=>0.693 * \frac{10}{3} * \mathrm{Rb} * 0.1 * 10^{-6}=10^{-3}$
$\mathrm{Rb}=6.8 \mathrm{~K}^{\prime} \Omega$

## Continued....

3. Design an astable mv using 555 for a frequency of 1 KHz and a duty cycle of $25 \%$ and $50 \%$. Assume C=0.1 $\mu \mathrm{F}$
Ans: $f=1 \mathrm{KHz}$ and $\mathrm{D}=0.25$
$\mathrm{f}=\frac{1.45}{(R a+2 R b) C}=1 \mathrm{KHz}$

$$
\begin{aligned}
& \mathrm{D}=\frac{R b}{(R a+2 R b)}=0.25 \\
& ; 0.25 R \mathrm{Ra}-0.5 \mathrm{Rb}=0-\cdots-\cdots---1 \\
& \mathrm{Ra}+2 R \mathrm{Bb}=14500-\cdots------2
\end{aligned}
$$

$0.25(\mathrm{Ra}+2 \mathrm{Rb})=\mathrm{Rb} \quad ; 0.25 \mathrm{Ra}-0.5 \mathrm{Rb}=0$
$\mathrm{Ra}=7.25 \mathrm{~K}^{\prime} \Omega, \mathrm{Rb}=3.62 \mathrm{~K}^{\prime} \Omega$
$f=1 \mathrm{KHz}$ and $\mathrm{D}=0.5$

$$
\begin{aligned}
& \mathrm{f}=\frac{1.45}{(R a+R b) C}=1 \mathrm{KHz} \\
& \mathrm{D}=\frac{R b}{(R a+R b)}=0.5 \\
& 0.5(\mathrm{Ra}+\mathrm{Rb})=R \mathrm{Fb} ; 0.5 \mathrm{Ra}-0.5 R b=0--------1 \\
& \text { Ra+Rb=14500------------2 }
\end{aligned}
$$

As $D=0.5, R a=R b=7.25 k^{\prime} \Omega$

## ANALOG MULTIPLIER

- A multiplier produces an o/p Vo is proportional to the product of two i/ps Vx and
- Vo=KVxVy(K-scaling factor=(1/10) $V^{-1}$
- To perform analog multiplication,(i)logarithmic summing technique(ii)Pulse height/width modulation technique(iii)variable transconductance technique(iv)Multiplication using Gilbert Cell
- GILBERT MULTIPLIER CELL
- The Gilbert multiplier cell is a modification of the emitter coupled cell and this allows four quadrant multiplication. Therefore, it forms the basis of most of the integrated circuit balanced Multipliers. Two cross- coupled emitter- coupled pairs in series connection with an emitter coupled pair form the structure of the Gilbert multiplier cell.



## Continued....

- The collector current of Q3 and Q4 are given by

$$
\mathrm{Ic} 3=\frac{I c 1}{1+e^{-V 1 / V T}} \text { and } \operatorname{Ic} 4=\frac{I c 1}{1+e^{V 1 / V T}}
$$

- Similarly, the collector current of Q5 and Q6 are given by

$$
\operatorname{Ic} 5=\frac{I c 2}{1+e^{V 1 / V T}} \text { and Ic6 }=\frac{I c 2}{1+e^{-V 1 / V T}}
$$

- collector current IC1 and IC2 of transistors Q1 and Q2 can be expressed as

$$
\text { Ic1 }=\frac{\text { Iee }}{1+e^{-V 2 / V T}} \text { and Ic2 }=\frac{\text { Iee }}{1+e^{V 2 / V T}}
$$

- Substituting the above equation in IC3 and IC4, we get

- Similarly substituting Ic2= in Ic5 and IC6 , we get,

- The differential output current I is given by
$\Delta I=I L 1$ - IL2
$>=(I C 3+I C 5)-($ IC4+IC6 $)$
$>=($ IC3 - IC6) $-($ IC4 - IC5 $)$
$\Delta I=$ lee $\tanh \left(\frac{V 1}{2 V T}\right) \tanh \left(\frac{V 2}{2 V T}\right)$
when V1 and V2 are small,Gilbert cell can be used as four quadrant analog multiplier with the use of current to voltage converters


## AD 633 IC

- Analog multiplier is a circuit whose output voltage at any instant is proportional to the product of instantaneous value of two individual input voltages.
- Important applications of these multipliers are multiplication, division, squaring and square rooting of signals, modulation and demodulation.
- These analog multipliers are available as integrated circuits consisting of op-amps and other circuit elements.
- The AD633 multiplier is a four - quadrant analog multiplier.
- It possesses high input impedance; this characteristic makes the loading effect on the signal source negligible.



## Continued....

- It can operate with supply voltages ranging from $\pm 18 \mathrm{~V}$.
- IC does not require external components.
- The typical range of the two input signals is $\pm 10 \mathrm{~V}$.
- The output Vo is the product of the two inputs Vx and Vy is divided by a reference voltage Vref. Normally, the reference voltage Vref is internally set to 10V. Therefore, V0 =VxVy/10.
- In other words, the basic input - output relationship can be defined by KVx Vy when $\mathrm{K}=1 / 10$, a constant. Thus for peak input voltages of 10 V , the peak magnitude of output voltage is $1 / 10$ *10 *10 $=10 \mathrm{~V}$. Thus, it can be noted that, as long as $\mathrm{Vx}<10 \mathrm{~V}$ and $\mathrm{Vy}<10 \mathrm{~V}$, the multiplier output will not saturate.
- Applications of Multiplier ICs:

The multiplier ICs are used for the following purposes:

1. Voltage Squarer
2. Frequency doublers
3. Voltage divider
4. Square rooter
5. Phase angle detector
6. Rectifier

## PHASE LOCKED LOOP(PLL)

- Closed loop feedback system, whose o/p frequency and phase are in lock with the frequency and phase of the input signal.
- Can detect the phases of two signals

Main components:

- Phase detector/comparator
" LPF
- error amplifier(A)
- Voltage Controlled Oscillator

If an input signal vs of frequency fs is applied to PLL,phase detector compares the phase and frequency of the incoming signal to that of the $\mathrm{o} / \mathrm{p}$ vo of VCO


## Continued....

- If two signals differ in frequency / phase an error voltage ve is generated.
- Phase detector is basically a multiplier which generates the sum and difference signal

$$
\mathrm{fs}+\mathrm{fo} \text { and fs-fo }
$$

- LPF removes fs ffo component
- Error amplifier amplifies the difference component and applied as a control voltage vc to VCO
- Free running frequency fo of the VCO is determined by an external resistor and timing capacitor
- By applying a dc control voltage, VCO frequency is shifted to reduce the difference frequency
- Then the signal is in CAPTURE RANGE.
- As the process continues fo becomes equal to fs,except for a finite phase difference the circuit is said to be locked.then the signal is in LOCK RANGE
- Once locked, PLL tracks the frequency changes of $\mathrm{i} / \mathrm{p}$ signal.

PLL goes through three stages(i)free running frequency (ii)Capture range(iii)Locked/tracking

- During the capture range, sine wave is obtained as LPF o/p(fs-fo).After adjustment of VCo frequency,fo by the dc control voltage $\mathrm{fs}=\mathrm{fo}$. This is the locked/tracking range.Tracking range is greater than Capture range.


## IMPORTANT DEFINITIONS OF PLL

- Lock -in-Range: Once PLL is locked, it can track frequency changes in the incoming signals. The range of frequencies over which PLL can maintain lock with the incoming signal is called Lock -in -range/Tracking Range.
- Capture Range: The range of frequencies over which PLL can acquire lock with the incoming signal is called Capture Range.
- Pull-in-time: The total time taken by the PLL to establish lock.


## - Basic building blocks:

## 1. PHASE DETECTOR-ANALOG

- Switch type phase detector-o/p from VCO controls the switching action and i/p frequency ,
" If $\Phi=0 \mathrm{fs}=\mathrm{fo}$. The switch will be closed only when VCO o/p is +ve.
- o/p waveform will be half sinusoids half wave detector
- Average value of the o/p waveform is shown as dotted line
- The error voltage is zero when the phase shift between the two $\mathrm{i} / \mathrm{ps}$ is 90 degree
- For perfect lock VCO o/p is out of phase.

$$
\text { Ve= } \mathrm{K}_{\Phi}\left(\Phi-\frac{\pi}{2}\right) \text { WHERE } \mathrm{K}_{\Phi} \text { is phase angle to voltage transfer coefficient }
$$

Continued....


Continued....

- PHASE DETECTOR-DIGITAL


## (1)CMOS type XOR type

* when only one of the $i / p$ fs or fo is high XOR o/p is high
- Used when both the $i / p$ signals are square waves
- fs leads fo by $\Phi$ degrees
- Maximum dc o/p of the gate occurs when the phase diff Is $\pi$
- Slope of the curve is $\mathrm{K} \Phi$
- For $\mathrm{Vcc}=5 \mathrm{~V}$ K $\Phi=\frac{5}{\pi}=1.59 \mathrm{~V} / \mathrm{rad}$
- Vdc is linear upto 180

(a)
(b)



Continued.....
(2) Edge triggered phase detector

- RS FF made by NOR gate(CD4001)
- Used when both pulse signal with duty cycle less than 50\%
- Better capture tracking and locking (Vdc is linear upto 360)

(a)

(b)

(c)


## 2. VOLTAGE CONTROLLED OSCILLATOR(VCO)

- Timing capacitor ,Ct is linearly charged/discharged by a constant current source/sink
- Amount of current is controlled by changing modulation input or timing resistor Rt
- Voltage across capacitor Ct is applied to inverting i/p of schmitt trigger A2 via buffer amplifier A1
- Voltage swing of Schmitt trigger is designed Vcc -0.5Vcc
- If $\mathrm{Ra}=\mathrm{Rb}$ voltage at non inverting $\mathrm{i} / \mathrm{p}$ of $\mathrm{A} 20.5 \mathrm{Vcc}-0.25 \mathrm{Vcc}$
- Voltage on $\mathrm{Ct}>0.5 \mathrm{Vcc}$ during charging, o/p of Schmitt trigger goes low ie.0.5Vcc
- At that time capacitor discharges, and when it is at $0.25 \mathrm{Vcc}, \mathrm{o} / \mathrm{p}$ of Schmitt trigger goes high-Vcc
(a)




## CALCULATION OF 0/P FREQUENCY

- Voltage on the capacitor changes from


### 0.25 Vcc to $0.5 \mathrm{Vcc}, \Delta \mathrm{V}=0.25 \mathrm{Vcc}$

Capacitor charges with the constant current source

$$
\begin{aligned}
& \quad \frac{\Delta \mathrm{V}}{\Delta t}=\frac{\mathrm{i}}{\mathrm{Ct}} \gg \frac{0.25 \mathrm{Vcc}}{\Delta t}=\frac{\mathrm{i}}{\mathrm{Ct}} \\
& \Delta t=\frac{0.25 \mathrm{Vcc} * \mathrm{Ct}}{i}
\end{aligned}
$$

- Time period of triangular waveform $=2 \Delta t$
- Frequency of oscillator, $\mathrm{fo}=\frac{1}{\mathrm{~T}}=\frac{1}{2 \Delta t}$

$$
\ggg \frac{\mathrm{i}}{0.5 \mathrm{Vcc} * \mathrm{Ct}}
$$


(c)

(d)

As $\mathrm{i}=\frac{(V c c-v c)}{R t}$

$$
\mathrm{fo}=\frac{2(\mathrm{Vcc}-\mathrm{vc})}{\mathrm{Vcc} * \mathrm{Rt} * \mathrm{Ct}}
$$

If voltage at pin 5 is biased at $7 / 8 \mathrm{Vcc}, \quad \mathrm{fo}=\frac{0.25}{\mathrm{Rt} * \mathrm{Ct}}$

## VOLTAGE TO FREQUENCY CONVERSION FACTOR

## Vpltage to Frequency Conversion Factor

A parameter of importance for VCO is voltage to frequency conversion factor $K_{\mathrm{v}}$ and is defined as

$$
K_{\mathrm{v}}=\frac{\Delta f_{0}}{\Delta v_{\mathrm{c}}}
$$

Here $\Delta v_{c}$ is the modulation voltage required to produce the frequency shift $\Delta f_{o}$ for a VCO. If we assume that the original frequency is $f_{o}$ and the new frequency is $f_{2}$, then

$$
\begin{align*}
\Delta f_{\mathrm{o}} & =f_{1}-f_{\mathrm{o}} \\
& =\frac{2\left(V_{\mathrm{cc}}-v_{c}+\Delta u_{\mathrm{c}}\right)}{C_{\mathrm{T}} R_{\mathrm{T}} V_{\mathrm{ce}}}-\frac{2\left(V_{\mathrm{cc}}-v_{\mathrm{c}}\right)}{C_{\mathrm{T}} R_{\mathrm{T}} V_{\mathrm{cc}}} \\
& =\frac{2 \Delta u_{\mathrm{t}}}{C_{\mathrm{T}} R_{\mathrm{T}} V_{\mathrm{cc}}} \tag{9.12}
\end{align*}
$$

or,

$$
\begin{equation*}
\Delta v_{\mathrm{c}}=\frac{\Delta f_{\mathrm{o}} C_{\mathrm{T}} R_{\mathrm{r}} V_{\mathrm{cc}}}{2} \tag{9.13}
\end{equation*}
$$

Putting the value of $C_{\mathrm{T}} R_{\mathrm{T}}$ from Eq. (9.11)

$$
\begin{equation*}
\Delta v_{\mathrm{c}}=\Delta f_{\mathrm{o}} \quad V_{\mathrm{ce}} / 8 f_{\mathrm{o}} \tag{9.14}
\end{equation*}
$$

or,

$$
\begin{equation*}
K_{\mathrm{v}}=\frac{\Delta f_{0}}{\Delta v_{\mathrm{c}}}=\frac{8 f_{0}}{V_{\mathrm{ce}}} \tag{9.15}
\end{equation*}
$$

## 3. LOW PASS FILTER

- May be active or passive
- Removes high frequency noise and controls dynamic chara of PLL such as Capture and lock range,Bandwidth and transient response
- If filter BW reduces, response time increases and capture range reduces
- Due to the presence of filter capacitor a short time memory to PLL
- Produces a high noise immunity and locking stability


Fig. 9.8 Low pass filter (a, b) Passive filter (c) Active filter

## PLL IC 565

- 14 pin IC, usable over the frequency range 0.1 Hz ts
- The centre frequency of the PLL is determined

$$
\mathrm{fo}=\frac{0.25}{\mathrm{Rt} * \mathrm{Ct}}
$$

where $\mathrm{R}_{\mathrm{t}}$ and $\mathrm{C}_{\mathrm{t}}$ are an external resistor and capacitor connected to pins 8 and 9, respectively.

- The values of $R_{t}$ and $C_{t}$ are adjusted such that the free running frequency will be at the centre of the input frequency range. The value of $R_{t}$ is restricted from $2 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ but a capacitor can have any value.
- A capacitor C connected between pin 7 and pin 10 forms a first order LPF with an internal Resistance of $3.6 \mathrm{k} \Omega$.
- The value of filter capacitor $C$ should be large enou to eliminate possible oscillations in the VCO voltage.


Fig. 9.9 (a) Pin diagram


## Continued....

- Lock range and capture range equation:
$\mathrm{f}_{\mathrm{L}}= \pm \frac{8 \mathrm{f}_{\mathrm{o}}}{\mathrm{V}} \mathrm{Hz}$
$f_{0}=$ free running frequency of $V C O$ in Hz
$\mathrm{V}=(+\mathrm{V})-(-\mathrm{V})$ volts
$f_{c}= \pm\left[\frac{f_{L}}{2 \pi(3.6)\left(10^{3}\right)\left(C_{2}\right)}\right]^{1 / 2}$
- Lock range increases with an increase in input voltage but decreases with increase in supply voltage.


PLL APPLICATIONS
> o/p of PLL system -voltage signal corresponding to error voltage/frequency signal at VCO o/p

- VOLTAGE SIGNAL is used in frequency discriminator
- FREQUENCY SIGNAL is used in signal conditioning, frequency synthesis/clock recovery applns
- In case of voltage $o / p$, when PLL is locked to an $\mathrm{i} / \mathrm{p}$ frequency, error voltage, $\mathrm{vc}(\mathrm{t})$ is proportional to fs-fo.
In case of FM signal, when $\mathrm{i} / \mathrm{p}$ frequency is varied, $\mathrm{vc}(\mathrm{t})$ is also varied to maintain the lock.
Thus it acts as frequency discriminator that converts $i / p$ frequency changes to voltage changes.
- In case of frequency o/p,if i/p signal consists of many frequency components PLL locks on one particular frequency component.


## 1.FREQUENCY MULTIPLICATION/DIVISION



Nfs
Fig. 2.128 Block diagram of frequency multiplier

## Continued....

- Divide by N network is inserted between VCO o/p and phase comparator i/p.
- In the locked state, VCO o/p frequency, fo=Nfs where N is the scaling factor
- Frequency multiplication :using PLL in harmonic locking mode

If the $i / p$ signal is rich in harmonics(square wave/pulse train)Vco can be directly locked to the nth harmonic without connecting frequency divider.

- Frequency Division:VCO o/p is a square wave(rich In harmonics), it is possible to lock the mth harmonic of the VCO o/p with i/p signal,fs

$$
\mathrm{fo}=\frac{f s}{m}
$$

## 2.FREQUENCY TRANSLATION



## Continued....

- Multiplier(mixer) and LPF are connected externally to the PLL.
- o/p of mixer contains the sum and difference. When passed thru LPF fo-fs is obtained
- Translation /offset frequency ( $\mathrm{fT} \ll \mathrm{fs}$ ) is applied to phase comparator.
- When PLL is locked state, fo-fs=fT;fo=fs +fT Thus incoming frequency fs is shifted by f


## 3.AM DETECTION



Fig.3.22 AM demodulator

- PLL is locked to the carrier frequency of the incoming AM signal. Then fo=carrier frequency
- VCO o/p is $90^{\circ}$ out of phase and also AM i/p is also phase shifted by $90^{\circ}$.
- Thus both signals are in same phase. $0 / \mathrm{p}$ of the multiplier contains both the sum and difference signals and is filtered by LPF.


## Continued.....

## 4.FM DEMODULATION

- If PLL is locked to a FM signal,VCO tracks the instantaneous frequency of the $\mathrm{i} / \mathrm{p}$ signal.
- Filtered error voltage which controls the VCO and maintains lock with the $\mathrm{i} / \mathrm{p}$ signal is the demodulated FM o/p.


## 5.FREQUENCY SHIFT KEYING (FSK) DEMODULATOR



- Binary data is transmitted by means of a carrier frequency which is shifted between two preset frequencies.-FSK technique

Continued....

- Binary data can be retrieved using FSK demodulator at the receiving end.
- When signal is applied at the $i / p$,loop locks to the $i / p$ frequency and tracks it between two frequencies with a corresponding dc shift at the o/p.
- 3 stage filter removes carrier component and o/p signal is made logic compatible by a voltage comparator.


## MONOLITHIC VOLTAGE REGULATORS

- Provide a stable dc voltage for powering other electronic circuits
- Provide substantial o/p current
(a)Series regulator:

Series regulator :power transistor in series b/w unregulated dc input and the load.o/p voltage is controlled by the continuous voltage drop across series pass transistor.as the transistor conducts in the active or linear region. These regulators are called Linear regulators.
Linear regulators -fixed/variable o/p voltage which can be -ve or +ve.
(b)Switching regulator:

Operate power transistor as a high frequency on/off switch,so that power transistor does not conduct current continuously. Efficiency is improved.

SERIES OPAMP REGULATOR


- Provides a stable dc voltage independent of load current ,temperature and ac line voltage variations.
- Circuit consists of following four parts:
(a)Reference voltage circuit
(b)Error amplifier
(c)Series pass Transistor
(d)Feedback network


## WORKING

- Power transistor, Q is in series with the unregulated dc voltage Vin and regulated o/p voltage, Vo
- Q acts as an emitter follower and provides sufficient current gain to drive the load.
- $\quad \mathrm{o} / \mathrm{p}$ voltage is sampled by voltage divider network R2-R3,BVo where

$$
B=\frac{R 3}{R 3+R 2}
$$

- Sampled voltage is fed to inverting terminal of the opamp error amplifier.
- This is compared with the reference voltage, Vref(zener diode).
- $\mathrm{O} / \mathrm{p}, \mathrm{V}$ of error amplifier drives the series transistor Q .
- If due to variation in load current, o/p voltage, Vo increases, BVo also increases.
- Thus o/p V decreases and is applied to the base of Q , which is used as an emitter follower.
- Vo follows V,So Vo also decreases.Thus increase in Vo will be nullified and Regulation occurs.


## fixed Voltage series regulators-78xX,7

- Low cost, high reliability, reduction in size, easy to use,excellent performance
- Regulator IC units contain circuitry for reference source,comparator,control unit and overload protection in a single IC.
- 1-unregulated input voltage,2-regulated output voltage, 3 -ground
- Available in plastic packages(TO-220 type) and Metal packages(TO-3 type)


## Basic 3 Terminal Voltage Regulator Circuit



## 78XX

- 3 terminal, positive fixed voltage regulators.
- Seven o/p voltage options available 5,6,8,12,15,18 and 24V
- Last number XX indicates the $o / p$ voltage.
- 7815 represents a 15 V regulator.

7805 Voltage Regulator Circuit


- Input capacitance,C1 to cancel the inductive effects due to long distribution leads.
- $\mathrm{O} / \mathrm{p}$ capacitance, C 2 improves transient response.
- 3 terminal, negative fixed voltage regulators.
- Two extra voltage options of -2 V and -5.2 V


## - CHARACTERISTICS OF 3 TERMINAL IC REGULATORS

- Vo-The regulated o/p voltage is fixed at a value specified by the manufacturer.
- Vin $\geq|\mathrm{Vo}|+2$-The unregulated input voltage must be atleast 2 V more than the regulated o/p voltage.Eg:If Vo=5V then Vin=7V
- Thermal Shutdown-IC has a temperature sensor (built in) which turns off the IC when it becomes too hot $\left(125^{\circ} \mathrm{C}-150^{\circ} \mathrm{C}\right)$. The o/p current will drop till the IC is cooled.
- lo(max)-The load current may vary from 0 to rated maximum o/p current.IC is usually provided with a heat sink, else it may not provide the rated max o/p current.


## ADJUSTABLE REGULATOR



- Ground terminal is floating
- $\mathrm{Vo}=\mathrm{Vr}+\mathrm{Vpot}=\mathrm{Vr}+(\operatorname{ladj}+\mathrm{I} 1) \mathrm{R} 2$

$$
=\mathrm{Vr}+\operatorname{ladj} \mathrm{R} 2+\frac{V r e f}{I 1} \mathrm{R} 2
$$

$=\left(1+\frac{R 2}{R 1}\right) V r+$ ladjR2 where $V r$ is the regulated voltage difference $\mathrm{b} / \mathrm{w}$ out and gnd terminal The effect of ladj is minimized by choosing R2 small enough to minimize the term ladjR2 The minimum $o / p$ voltage is the value of the fixed voltage available from the regulator.

## Problem:

- Specify suitable component values to get Vo=7.5V in the circuit using a 7805 regulator

Ans:For 7805 , $\mathrm{Iadj}=4.2 \mathrm{~mA}$. Let $\mathrm{I}=25 \mathrm{~mA}$
As $\mathrm{Vr}=5 \mathrm{~V}$ for 7805 , $\mathrm{R} 1=\mathrm{Vr} / \mathrm{I} 1=5 / 25 \mathrm{~mA}=200^{\prime} \Omega$
Choose R2 to develop a voltage of 2.5 V across it.[ $\mathrm{Vo}-\mathrm{Vr}=(\mathrm{ladj}+\mathrm{I} 1) \mathrm{R} 2, \mathrm{Vo}=7.5 \mathrm{~V}, \mathrm{Vr}=5 \mathrm{~V}$ ]
$\mathrm{R} 2=\frac{2.5 \mathrm{~V}}{\text { Iadj } 11}=\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~mA}+25 \mathrm{~mA}}=85.6^{\prime} \Omega$
Choose R2=85 $\Omega$

## IC 723(GENERAL PURPOSE REGULATOR)

3 terminal regulators(78XX and 79XX) have limitations like

- No short circuit protection
- Fixed o/p voltage(+/-)
- Pin1 (NC): Not connected
- Pin2 (Current Limit): This pin is used to limit the current
- Pin3 (Current Sense): This pin is used in foldback application as well as to limit the current
- Pin4 (Inverting Input): This pin provides stable o/p voltage
- Pin5 (Non-inverting Input): This pin is used to supply a reference voltage to the inside of the operational amplifie
- Pin6 (Vref): This pin provides an almost 7v reference voltage
- Pin7 (-Vcc): GND (Ground) Pin
- Pin8 (NC): Not connected
- Pin9 (Vz): This pin is generally used to make negative regulators
- Pin10 (Vout): This is the o/p pin
- Pin11 (Vc): This is the series pass transistor's collector input. Generally, it is connected directly to the +ve v supply if an exterior transistor is not used.
- Pin 12 (V+): This is the input of the positive supply
- Pin13 (Frequency Compensation): This pin assists in decreasing noise with a 100pf capacitor
- Pin 14 (NC): Not connected.


## Continued....

- Low current device can be boosted to provide 5A or more by connecting external components.
- IC 723 is Adjustable over a wide range
- Limitation is it has no built in thermal protection and no short circuit current limits.

FUNCTIONAL BLOCK DIAGRAM


Section 1:Constant current source,zener diode and reference amplifier produces a fixed voltage of 7 V at Vref. Constant current source forces the zener to operate at a fixed point so that zener o/ps a fixed voltage.
Section 2:consists of error amplifier, series pass transistor, Q1 and current limit transistor, Q2. Error amplifier compares a sample of the o/p voltage applied at INV terminal to Vref applied at NI terminal Error signal controls the conduction of Q1

## LOW VOLTAGE AND HIGH VOLTAGE CONFIGUR

- POSITIVE LOW VOLTAGE (2V TO 7V) REGULATOR


Fig. 6.8 (a) A low voltage regulator using 723 IC


- Voltage at NI terminal of error amplifier due to R1R2 divider network, $=\operatorname{Vref} \frac{R 2}{R 1+R 2}$
- Difference between NI terminal voltage and INV terminal voltage(Vo) is amplified by the error amplifier.
- O/p of error amplifier drives the pass transistor Q1 to minimize the difference
- Q1 acts as an emitter follower, $\mathrm{Vo}=\operatorname{Vref} \frac{R 2}{R 1+R 2}$


## Continued....

- If o/p voltage goes low,INV terminal voltage also becomes low making o/p of error amplifier more positive and this drives Q1 more into conduction.
- This allows more current to flow into the load causing voltage across load to increase. Thus initial drop in the load voltage ha been compensated.
- Similarly increase in load voltage is also regulated.
- Vref=7.15V Vo=7.15 $\frac{R 2}{R 1+R 2}$ which will be always less than 7 V and thus LOW VOLTAGE REGULATOR
- POSITIVE HIGH VOLTAGE (>7V) REGULATOR

To produce regulated $\mathrm{o} / \mathrm{p}$ voltage $>7 \mathrm{~V}$


Fig. 6.8 (c) Basic high voltage 723 regulator

$$
V_{\text {ret }}=7 \mathrm{~V}, V_{0}=7\left(1+R_{1} / R_{2}\right), R_{3}=R_{1} R_{2}, V^{+}=+V_{\mathrm{cc}}
$$

- NI terminal is connected directly to Vref thru R3.So NI terminal voltage is Vref
- Error amplifier acts as a non inverting amplifier with a voltage gain of $\mathrm{Av}=1+\frac{R 1}{R 2}$

$$
\mathrm{Vo}=7.15\left(1+\frac{R 1}{R 2}\right)
$$

- CURRENT LIMIT PROTECTION
" They have no protection ie.under short circuit conditions,load demands more current, IC tries to provide it at a constant o/p voltage getting hotter all the time. This may burn IC
" Current limiting means ability of a regulator to prevent the load current from increasing above a present value.


Fig. 6.9 (a) Characteristic curve for a current limited regulator
(b) Current limit protection circuit

## WORKING

- O/p voltage remains constant for load current below limit
- As current approaches the limit o/p voltage drops and this is done by connecting an external resistor Rsc b/w CS and CL terminals.
- CL terminal is connected to Vo and CS to the load
- Load current produces a voltage drop across Rsc which is applied directly across the BE jn of Q2. Q2 turns On when it becomes $\approx 0.5 \mathrm{~V}$
- Current from error amplifier flows to collector of Q2 and base current of Q1 is decreased which reduces emitter current of Q1.So any increase in load current will be nullified.

$$
\text { limit }=\frac{V s e n s e}{R s c}=\frac{0.5 V}{R s c} \quad------------ \text { current sensing technique }
$$

- CURRENT FOLDBACK
- Load current is maintained at a present value in current limiting technique.
- When overload condition occurs o/p Vo drops to zero.
- If the load is short circuited maximum current flows thru regulator.
- To protect this, short circuit current should be limited.
- Current foldback is used


## WORKING

- As current demand increases, Vo is held constant till a present

Current level,Iknee is reached.If current exceeds this level,both o/p voltage and o/p current decreases Voltage at CL is divided by R3-R4 . CL transistor Q2 conducts when voltage across Rsc $\approx 0.5 \mathrm{~V}$ (atleast) When Q2 conducts Q1 becomes OFF And current II decreases and Vo decreases

(a)


'ig. 6.10 (a) Current fold back characteristic curve (b) A low voltage regulat

## Continued....

## - CURRENT BOOSTING

Maximum current that 723 IC can provide is 140 mA Current level can be boosted by adding a transistor Q1 to the voltage regulator.
Collector current of pass transistor Q1 comes from
Unregulated Vdc.o/p current from Vo terminal drives the base of pass transistor Q1.This base current gets multiplied by the beta of pass transistor so that 723 has to provide only the base current .

$$
\text { I load=B pass transistor * }{ }^{( } \mathbf{( 7 2 3 )}
$$



Fig. 6.11 Current boosted low voltage regulator

1. With the help of circuit diagram, internal functional diagram and relevant graphs, explain the working of a Monostable Multivibrator using IC555.
2. Draw the input and different output waveforms of Monostable multivibrator using 555. Derive the equation for pulse width.
3. With the help of circuit diagram and internal diagram, explain the working of a Low Voltage Regulator using IC723.
4. With the help of block diagram explain the working of PLL. Explain any two applications of PLL.
5. Explain the operation of Phase Locked Loop. What is lock range and capture range?
6. Explain the internal diagram of I.C. 723.Explain how current boosting is achieved using I.C 723
7. Design a circuit to convert $1 \mathrm{KHz}, 50 \%$ duty cycle square wave to $1 \mathrm{KHz}, 30 \%$ duty cycle rectangular wave.
8. How to configure fold back current limiting protection in 723 voltage regulator IC. Explain the circuit with internal block diagram of the IC.
9. How phase detector is implemented in digital PLL?
10. Design a circuit to multiply the incoming frequency by a factor of 5 using 565 PLL.
