


EC 304 – VLSI

Module VI



Audio only

Static Adder



$$S = A \oplus B \oplus C_i$$

$$= A\bar{B}\bar{C}_i + \bar{A}B\bar{C}_i + \bar{A}\bar{B}C_i + ABC_i$$

$$C_o = AB + BC_i + AC_i$$

Truth Table with carry status

A	B	C_{in}	S	C_{out}	Carry Status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

- ▶ Three new variables are defined G, P D
 - ✓ Generate (G)
 - ✓ Propagate(P)
 - ✓ Delete(D)
- ▶ G=1 ensures that a carry bit will be generated independent of C_i
- ▶ D=1 ensures that a carry bit will be deleted independent of C_i
- ▶ P=1 ensures that an incoming carry will be propagated to C_o

$$\text{Generate (G)} = AB$$

$$\text{Propagate (P)} = A \oplus B$$


$$\text{Delete} = \bar{A} \bar{B}$$

$$C_o(G, P) = G + PC_i$$


$$S(G, P) = P \oplus C_i$$

Static CMOS implementation of Full-Adder

- ✓ 28 transistors are required for this implementation



Ripple Carry Adder




$$t_{\text{adder}} \approx (N - 1)t_{\text{carry}} + t_{\text{sum}}$$

Goal: Make the fastest possible carry path circuit

- ▶ Propagation delay of ripple carry adder is linearly proportional to N .
- ▶ So when designing a full adder for a fast ripple carry adder optimize t_{carry} and t_{sum}


Carry-Bypass / Carry Skip Adder



Idea: If (P_0 and P_1 and P_2 and $P_3 = 1$)
then $C_{o3} = C_0$, else "kill" or "generate".

Bypass (Skip)

Carry Bypass Adder (N=16)



$$t_{adder} = t_{setup} + Mt_{carry} + (N/M-1)t_{bypass} + (M-1)t_{carry} + t_{sum}$$


N – No. of bits(16)

M- No. of bits in each bypass stage (4)


The worst case delay path is shaded in gray

- ▶ t_{carry} = the propagation delay through a single bit. The worst case carry-propagation delay through a single stage of M bits is approximately M times larger
- ▶ t_{setup} = the fixed overhead time to create the generate and propagate signals
- ▶ t_{bypass} = the propagation delay through the bypass multiplexer of a single stage
- ▶ t_{sum} = the time to generate the sum of the final stage


Delay Comparison



Linear Carry Select Adder



Critical Path of Carry Select Adder




Propagation delay

$$t_{\text{add}} = t_{\text{setup}} + Mt_{\text{carry}} + (N/M)t_{\text{mux}} + t_{\text{sum}}$$


Problem:

Determine the delay of a 16-bit linear carry select adder by using unit delays for all cells

Drawback of carry select adder



Square root carry select adder



Propagation delay


$$t_{add} = t_{setup} + M t_{carry} + (\sqrt{2N}) t_{mux} + t_{sum}$$

- ▶ The delay is proportional to \sqrt{N} for larger adders ($N \gg M$), or $t_{add} = O(\sqrt{N})$

M – No. of bits in first stage
N – Total number of bits

Multiplier

Multiplication of two 4-bit words



Array Multiplier

- ▶ It accepts the multiplier and multiplicand and uses an array of cells to calculate the bit product $a_j * b_k$ individually in a parallel manner
- Each block requires that the bit product $a_j * b_k$ and then add it to other contributions in column $i=(j+k)$
- This produces the sum
- $$P_i = \sum_{i=j+k} a_j b_k + c_{i-1}$$

