

MODULE 1-ANALOG INTEGRATED CIRCUITS

CREDITS-4

COURSE CODE: EC 204

Syllabus
 Differential amplifier configurations, Operational amplifiers, Block diagram, Ideal op-amp parameters, Effect of finite open loop gain, bandwidth and slew rate on circuit performance, op-amp applications-linear and nonlinear, Active filters, Specialized ICs and their applications, Monolithic Voltage Regulators - types and its applications, Data converters - specifications and types.

Expected outcome .
 The students will
 i. have a thorough understanding of operational amplifiers
 ii. be able to design circuits using operational amplifiers for various applications

Text Books:
 1. Franco S., Design with Operational Amplifiers and Analog Integrated Circuits, 3/e, Tata McGraw Hill, 2008
 2. Salivahanan S. ,V. S. K. Bhaaskaran, Linear Integrated Circuits, Tata McGraw Hill, 2008

References:
 1. Botkar K. R., Integrated Circuits, 10/e, Khanna Publishers, 2010
 2. C.G. Clayton, Operational Amplifiers, Butterworth & Company Publ. Ltd. Elsevier, 1971
 3. David A. Bell, Operational Amplifiers & Linear ICs, Oxford University Press, 2nd edition, 2010
 4. Gayakwad R. A., Op-Amps and Linear Integrated Circuits, Prentice Hall, 4/e, 2010
 5. R.F. Coughlin & Fredrick Driscoll, Operational Amplifiers & Linear Integrated Circuits, 6th Edition, PHI,2001
 6. Roy D. C. and S. B. Jain, Linear Integrated Circuits, New Age International, 3/e, 2010
 7. Sedra A. S. and K. C. Smith, Microelectronic Circuits, 6/e, Oxford University Press, 2013

Course Plan

Module	Contents	Hours	Sem. Exam Marks
I	Differential amplifiers: Differential amplifier configurations using BJT, Large and small signal operations, Input resistance, Voltage gain, CMRR, Non-ideal characteristics of differential amplifier. Frequency response of differential amplifiers, Current sources, Active load, Concept of current mirror circuits, Wilson current mirror circuits (Analysis using hybrid 'pi' model only).	6	15%
	Operational amplifiers: Introduction, Block diagram, Ideal op-amp parameters, Equivalent circuit, Voltage transfer curve, Open loop op-amp configurations, Effect of finite open loop gain, Bandwidth and slew rate on circuit performance	5	
II	Op-amp with negative feedback: Introduction, Feedback	3	15%

configurations, Voltage series feedback, Voltage shunt feedback, Properties of practical op-amp.		
Op-amp applications: Inverting and non inverting amplifier, DC and AC amplifiers, Summing, Scaling and averaging amplifiers, Instrumentation amplifier.	4	

FIRST INTERNAL EXAMINATION

III	Op-amp applications: Voltage to current converter, Current to voltage converter, Integrator, Differentiator, Precision rectifiers, Log and antilog amplifier, Phase shift and Wien bridge oscillators	7	15%
IV	Astable and monostable multivibrators, Triangular and saw tooth wave generators, Comparators, Zero crossing detector, Schmitt trigger	5	15%
	Active filters: Advantages, First and second order low pass, High pass, Band pass and band reject filters, Design of filters using Butterworth approximations	5	

SECOND INTERNAL EXAMINATION

V	Specialized ICs and its applications: Timer IC 555 : Astable and monostable operations, applications. Analog Multipliers: Introduction, Gilbert multiplier cell. Voltage Controlled Oscillator IC AD633 and their applications.	3	20%
	Phase Locked Loop – Operation, Closed loop analysis, Lock and capture range, Basic building blocks, PLL IC 565, Applications of PLL for AM & FM detection and Frequency multiplication, Frequency division, Frequency synthesizing.	4	
	Monolithic Voltage Regulators - Fixed voltage regulators, 78XX and 79XX series, Adjustable voltage regulators, IC 723 – Low voltage and high voltage configurations, Current boosting, Current limiting, Short circuit and Fold-back protection.	4	
VI	Data Converters: D/A converter, Specifications, Weighted resistor type, R-2R Ladder type.	3	20%
	A/D Converters: Specifications, Classification, Flash type, Counter ramp type, Successive approximation type, Single slope type, Dual slope type, Sample-and-hold circuits.	5	

END SEMESTER EXAM

DIFFERENTIAL AMPLIFIERS USING BJT

- ▶ Positive input $-V_{ce1}$ will be less positive. i.e. inverting o/p
- ▶ I_{e1} increases which increases the voltage drop across R_e
- ▶ Both emitter sides will be positive, which is eqwt to a Negative base of T_2

- ▶ Thus V_{ce2} increases and a noninverting o/p is obtained.
- ▶ This is based on the i/p signal at base of T_1 .
- ▶ DIFFERENTIAL MODE INPUT and OUTPUT

$$V_{id} = V_{i1} - V_{i2}$$

- ▶ i/p is applied to both inputs (same magnitude but opposite polarity) and o/p obtained as the difference between two o/p's


$$V_{od} = V_{o1} - V_{o2}$$

- ▶ DIFFERENTIAL MODE GAIN

$$A_d = V_{od} / V_{id}$$

- ▶ COMMON MODE INPUT and OUTPUT - i/p is made common to both (same magnitude and same phase)

$$V_{ic} = \frac{V_{i1} + V_{i2}}{2}; V_{oc} \text{ is of same phase}$$



Continued.....

- ▶ DIFFERENTIAL MODE GAIN: $A_d = \frac{V_{od}}{V_{id}}$
- ▶ COMMON MODE GAIN: $A_c = \frac{V_{oc}}{V_{ic}}$
- ▶ COMMON MODE REJECTION RATIO, $CMRR = \frac{A_d}{A_c} = \delta$
- ▶ Usually $CMRR = \infty$
- ▶ Total o/p = $V_o = V_{od} + V_{oc} = A_d V_{id} + A_c V_{ic}$
 $= A_d V_{id} \left(1 + \frac{A_c V_{ic}}{A_d V_{id}}\right) = A_d V_{id} \left(1 + \frac{V_{ic}}{\delta V_{id}}\right) \approx A_d V_{id}$ for $\delta \gg 1$

▶ PROPERTIES AND ADVANTAGES:

Excellent stability, High versatility, High immunity to noise, lower cost, easier fabrication as IC and closely matched components.

According to the way the i/p signals are applied and o/p signal is taken, different configurations are as follows:

- ▶ Dual input balanced output (o/p measured between two collectors)
- ▶ Dual input unbalanced output
- ▶ Single input balanced output
- ▶ Single input unbalanced output

DIFFERENTIAL MODE GAIN



► Input is applied between two bases. When V_{i1} increases

V_{i2} decreases, i_{c1} increases and i_{c2} decreases.

$i_{e1} = i_{c1} + i_{c2}$ remains constant and can be considered at ground potential

Hence R_E has no significance in ac operations

Based on the analysis, the ac differential input circuit of the amplifier can be splitted into two half circuits-eqwt circuit is drawn:



$$\frac{V_{out}}{2} = -g_m \frac{V_{in}}{2} (R_C || r_o)$$

$$\frac{V_o}{V_{in}} = -g_m (R_C || r_o); A_d = -g_m R_C V_{in} / 2 = i_{b1} * r_{\pi} \quad R_{id} = 2 * r_{\pi} = 2(1 + \beta) r_e$$

$$V_{od} / 2 = i_c (R_C || r_o); \quad R_{od} = 2(R_C || r_o)$$

$$\text{If o/p is taken at one collector, } A_d = \frac{-g_m R_C}{2}$$

$$r_{\pi} = (1 + \beta) r_e$$

COMMON MODE GAIN

Since emitter voltage at emitter E1 and E2 is changing, therefore, the emitter resistance of the half circuit should be $2R_E$ instead of R_E after splitting into two half circuits

- ▶ $V_{in(c)} = i_{b1}r_{\pi} + i_{b1}(\beta+1)2R_E$ (by resistance reflection rule)
- ▶ Common-mode input resistance $R_{in(c)} = [r_{\pi} + (\beta + 1)2R_E]$
- ▶ common-mode output resistance $R_{out(c)}$ is equal to $(R_C \parallel r_o)$.
- ▶ $V_{out(c)} = -i_c R_C, V_{in(c)} = i_e * 2R_E \approx i_c * 2R_E$
- ▶ $A_c = V_{out} / V_{in} = -R_C / 2R_E$
- ▶ $CMRR = A_d / A_c = \frac{-g_m R_C}{-R_C / 2R_E} = 2g_m R_E$

CMRR can be increased by



- ▶ Increasing g_m :

$g_m = I_c / 0.025$. increase I_c . requires larger power supply

But $R_i = \beta R_E = \beta(0.025 / I_c)$ thus R_i decreases

- ▶ Increasing R_E :

Requires larger power supply (eg: $I_c = 1\text{mA}$, If $R_E = 1\text{M}\Omega$, $V_{be} = 10^6 * 1 / 10^3 = 1000\text{V}$)



Continued.....

- ▶ R_e can be used without increasing power supply replacing active resistance with constant current source

Problems:

(1) $R_{c1}=R_{c2}=2.2K, R_e=4.7K, V_{in1}=50mV, V_{in2}=20mV, V_{ee}=-10V, V_{cc}=10V$. Find I_{c1}, V_{ce1}

$A_d, A_c, CMRR, V_o$

$$\text{Soln: } V_{cc} = I_c R_c + I_e R_e; I_e = \frac{V_{cc} - I_c R_c}{R_e} = 10 - 0.7 / 4.7K = 1.97mA$$

$$I_{c1} = I_{c2} = 1.97 / 2 = 0.99mA$$

$$V_{c1} = V_{cc} - I_{c1} * R_{c1} = 10 - 0.99mA * 2.2K = 7.8V$$

$$V_{ce1} = V_{c1} - V_{e1} = 7.8 - 0.7 = 7.1V$$



$$G_m = I_c / .025 = 40mA/V \quad A_d = -g_m R_c = -40mA * 2.2K = -88$$

$$A_c = -R_c / 2R_e = -2.2K / 2 * 4.7K = -0.23$$

$$CMRR = 2g_m R_c = 2 * 40m * 4.7K = 376$$

$$V_{id} = V_{in1} - V_{in2}; V_{ic} = (V_{in1} + V_{in2}) / 2$$

$$V_o = A_d V_{id} + A_c V_{ic} = 88 * 30mV + 0.23 * 35mV = 2.64 + 0.0085 = 2.6485$$



Continued.....

- ▶ $R_{id} = 2 * \beta * r_e = 2 * 100 * 0.025 / I_c = 5K$
- ▶ $V_c = V_{cc} - I_c R_c, V_{ce} = V_c - V_e = V_{cc} - I_c R_c + V_{be} = ([10 - 1 * 2.2K] / 1000) + 0.7 = 8.5V$

- ▶ Problem 2: $CMRR = 1000, V_{i1} = 100\mu V, V_{i2} = -100\mu V, \text{Find } V_o$
- ▶ $V_{id} = V_{i1} - V_{i2} = 200\mu V, V_{ic} = (V_{i1} + V_{i2}) / 2 = 0V$
- ▶ $V_o = A_d V_{id} [1 + V_{ic} / \partial V_{id}]$
- ▶ $A_d * 200\mu V [1 + 0] = 200\mu V A_d$

- ▶ Problem 3: $V_{i1} = 1100\mu V, V_{i2} = 900\mu V, V_{id} = 200\mu V, V_{ic} = 1000\mu V, \text{Find } V_o$

LARGE SIGNAL OPERATION


▶ $I_{e1} = I_0 * e^{\frac{(V_{b1}-V_e)}{V_T}}$ $I_{e2} = I_0 * e^{\frac{(V_{b2}-V_e)}{V_T}}$ $\frac{I_{e1}}{I_{e2}} = e^{\frac{(V_{b1}-V_{b2})}{V_T}}$

▶ $1 + \frac{I_{e1}}{I_{e2}} = 1 + e^{\frac{(V_{b1}-V_{b2})}{V_T}}$ $\frac{I_{e1}+I_{e2}}{I_{e2}} = 1 + e^{\frac{(V_{b1}-V_{b2})}{V_T}}$ $\frac{I_{e2}}{I_{e1}+I_{e2}} = \frac{1}{1 + e^{\frac{(V_{b1}-V_{b2})}{V_T}}}$

▶ $I_{e2} = \frac{I}{1 + e^{\frac{(V_{b1}-V_{b2})}{V_T}}}$ Similarly $I_{e1} = \frac{I}{1 + e^{\frac{(V_{b2}-V_{b1})}{V_T}}}$

▶ $I_c = \alpha I_e$

- ▶ Variation of normalized collector current i_c/I versus difference in base voltage $(V_{b1}-V_{b2})/V_t$ is illustrated by transfer characteristics
- ▶ If $V_{b1}=V_{b2}$ the total current I divides equally between the two transistors.
- ▶ If considered as small signal amplifier, difference input signal is limited to a very low value. Transistors operate in the linear segment around A



NON IDEAL CHARACTERISTICS OF DIFFERENTIAL AMPLIFIER

- ▶ Amplify the difference component ,Reject the noise component
- ▶ Ideal characteristics of Differential Amplifier:
 1. Infinite differential Gain
 2. Infinite input resistance
 3. Zero output resistance
 4. Infinite CMRR
 5. Infinite Bandwidth
 6. Zero o/p voltage for zero difference i/p signal

Due to the mismatches in load resistors,deviates from its ideal chara:

1. Input offset voltage
2. Input offset current
3. Input common mode range

FREQUENCY RESPONSE OF DIFFERENTIAL AMPLIFIER

▶ If the base resistor RB is added to the bipolar junction transistor differential amplifier circuit, then the differential mode voltage gain

▶ AV(dm) shall be $A_v(dm) = -g_m R_c \frac{r_{\pi}}{r_{\pi} + R_b}$

▶ From the earlier analysis of high frequency response of the common-emitter configuration, the differential mode voltage gain transfer function is $A_v(dm)(s) = -g_m R_c \frac{r_{\pi}}{r_{\pi} + R_b}$


$$* \frac{1}{1 + s(r_{\pi} || R_b)(C_{\pi} + C_m)} * \frac{1}{1 + sR_c(C_{\mu} + C_{ce})}$$

▶ Cm-Millers capacitance = $C_{\mu}(1 + g_m R_c)$ where C_{μ} =collector to base capacitance

▶ Two critical frequencies, $f_H = \frac{1}{2\pi[r_{\pi} || R_b(C_{\pi} + C_m)]}$ $f_{H1} = \frac{1}{2\pi[R_c(C_{\mu} + C_{ce})]}$


▶ As C_{ce}, C_{μ} and R_c is small, frequencies are infinite

▶ Since there is no coupling capacitor in the circuit, the bandwidth different mode gain shall be from 0 Hz frequency to f_H .



CONSTANT CURRENT SOURCE



- ▶ CMRR to be large $A_{cm} \rightarrow 0$ as $R_e \rightarrow \infty$ then V_{ee} should be increased to maintain the quiescent current
- ▶ If operating currents are decreased this decreases CMRR
- ▶ Solution:



- ▶ Q1 and Q2 matched, same V_{be} . Q1 is shorted to collector from base. Voltage is established across Q2. emitter currents will be same. Collector currents equal to I_{ref} . output current is a **REFLECTION OR MIRROR** of the reference current. Circuit is referred to as a current mirror.

WIDLAR CURRENT SOURCE

- ▶ Need low value current source - R_1 is high in basic current mirror circuit.
- ▶ Due to $R_2, V_{be2} < V_{be1}$ and $I_{out} < I_{in}$



Analysis

- ▶ Output resistance is found using a small-signal model
- ▶ Transistor Q_1 is replaced by its small-signal emitter resistance r_E because it is diode connected. Transistor Q_2 is replaced with its [hybrid-pi model](#). A test current I_x is attached at the output.

$$I_b [(R_1 \parallel r_E) + r_\pi] + [I_x + I_b]R_2 = 0 .$$

$$I_b = -I_x \frac{R_2}{(R_1 \parallel r_E) + r_\pi + R_2} .$$


$$V_x = I_x (R_2 + r_O) + I_b (R_2 - \beta r_O) ,$$

- ▶ Substituting for I_b

$$R_O = \frac{V_x}{I_x} = r_O \left[1 + \frac{\beta R_2}{(R_1 \parallel r_E) + r_\pi + R_2} \right] + R_2 \left[\frac{(R_1 \parallel r_E) + r_\pi}{(R_1 \parallel r_E) + r_\pi + R_2} \right] .$$

- ▶ the output resistance of the Widlar current source is increased over that of the output transistor itself (which is r_O) so long as R_2 is large enough compared to the r_π of the output transistor.
- ▶ The output transistor carries a low current, making r_π large, and increase in R_2 tends to reduce this current further, causing a correlated increase in r_π . The resistance $R_1 \parallel r_E$ usually is small because the emitter resistance r_E usually is only a few ohms.


WILSON CURRENT MIRROR



$$I_b = \frac{V_e}{r_{\pi}/(A_v + 1)}$$

$$I_b = I_X \frac{R_E}{R_E + \frac{r_{\pi}}{A_v + 1}} \quad V_X = (I_X + \beta I_b)r_o + (I_X - I_b)R_E$$

$$R_{out} = \frac{V_X}{I_X} = r_o \left(1 + \beta \frac{R_E}{R_E + r_{\pi}/(A_v + 1)} \right) + R_E \parallel \frac{r_{\pi}}{A_v + 1}$$



$$R_{out} = (\beta + 1)r_o$$

basic mirror where $R_{out} = r_o$

- ▶ To achieve higher resistance than r_o of simple current source
- ▶ An additional transistor Q3 is connected as a negative feedback which increases the o/p resistance
- ▶ This cancels base currents and makes I_o/I_{in} less sensitive to β
- ▶ Thus $I_o=I_{in}$ and Wilson current source offers a very high resistance

Since $V_{be1}=V_{be2}, I_{c1}=I_{c2}, I_{b1}=I_{b2}=I_b$

$$I_{B3} = I_{C3} / \beta \dots (1)$$

$$I_{E3} = I_{C3} + I_{B3}$$

$$I_{E3} = ((\beta + 1) / \beta) I_{C3} \dots (2)$$

$$I_{E3} = I_{C2} + I_{B1} + I_{B2}$$

$$I_{E3} = I_{C2} + I_b + I_b$$

$$I_{E3} = I_{C2} + 2I_b$$

$$I_{E3} = (1 + (2/\beta)) I_{C2} \dots (3)$$

$$(1 + (2/\beta)) I_{C2} = ((\beta + 1) / \beta) I_{C3}$$

$$I_{C3} = I_o = \frac{(\beta + 2)}{(\beta + 1)} I_{C1} \text{ AS } I_{C1} = I_{C2}$$

$$I_{in} = I_{c1} + I_{b3}$$

$$I_{in} = \frac{(\beta + 2)}{(\beta + 1)} I_{C1} + I_{B3}$$

$$I_{in} = \frac{(\beta + 2)}{(\beta + 1)} I_{C1} + I_o/\beta$$

$$I_o = \frac{\beta^2 + 2\beta}{\beta^2 + 2\beta + 2} I_{in} \text{ where } I_{in} = (V_{CC} - 2V_{BE})/R_1$$

$$I_o - I_{in} = \frac{2}{\beta^2 + 2\beta + 2} I_{in}$$

Output resistance is $\gg \beta r_0/2$ than Widlar current source

ADVANTAGES OF WILSON CURRENT MIRROR:

- ▶ In case of basic current mirror circuit, the base current mismatch is a common problem. However, this Wilson current mirror circuit virtually eliminates the base current balance error.
- ▶ Due to this, the output current is near to accurate as of the input current. Not only this, the circuit employs very high output impedance due to the negative feedback across the T1 from the base of the T3.
- ▶ The improved Wilson current mirror circuit is made using 4 transistor versions so it is useful for the operation at high currents.
- ▶ The Wilson current mirror circuit provides low impedance at the input.
- ▶ It doesn't require additional bias voltage and minimum resources are needed to construct it.

LIMITATIONS OF WILSON CURRENT MIRROR:

- ▶ When the Wilson current mirror circuit is biased with maximum high frequency the negative feedback loop cause instability in frequency response.
- ▶ It has a higher compliance voltage compared with the basic two transistor current mirror circuit.
- ▶ Wilson current mirror circuit creates noise across the output. This is due to the feedback which raises output impedance and directly affect the collector current. The collector current fluctuation contributes noises across the output.


OPERATIONAL AMPLIFIERS

- ▶ Block schematic of an opamp:



- ▶ Voltage amplifying device designed to be used with external feedback components such as resistors and capacitors between its output and input terminals.
- ▶ Input stages - cascaded amplifiers(direct coupled DA) - provide high gain,high CMRR and high input impedance.
- ▶ Intermediate stage - high gain and frequency compensation (to give stabilityand no oscillation)
- ▶ Level shifter(adjusts the dc voltage so that o/p voltage is zero for zero inputs)
- ▶ Output stage-provides low output impedance(Class AB power amplifier) to prevent oscillations and unwanted signals within the amplifier
- ▶ An *Operational Amplifier* is basically a three-terminal device which consists of two high impedance inputs.
- ▶ One of the inputs is called the **Inverting Input**, marked with a negative or “minus” sign, (-).
- ▶ The other input is called the **Non-inverting Input**, marked with a positive or “plus” sign (+).
- ▶ A third terminal represents the operational amplifiers output port which can both sink and source either a voltage or a current.

EQUIVALENT CIRCUIT OF AN OPAMP



$$V_{out} = A V_{id} = A V_{diff} = A(V_1 - V_2)$$

where A-voltage gain

Vdiff-Difference i/p voltage

V1-Voltage at the non inverting terminal

V2-Voltage at the inverting terminal

VOLTAGE TRANSFER CURVE

WWW.EEUGUIDE.COM





Fig. 2.7 Ideal voltage transfer curve

- ▶ Now the output voltage is proportional to difference input voltage but only upto the positive and negative saturation are specified by the manufacturer
- ▶ op-amp output voltage gets saturated at $+V_{CC}$ and $-V_{EE}$ and it can not produce output voltage more than $+V_{CC}$ and $-V_{EE}$. Practically saturation voltages $+V_{sat}$, and $-V_{sat}$ are slightly less than $+V_{CC}$ and $-V_{EE}$.

APPLICATIONS OF OPAMPS

► Used in 2 modes: Openloop and Closed loop(connection between input and output

(a)Open loop configuration-no connection exists between input and output terminals




Open - loop Differential Amplifier

Ri1 and Ri2

$$V_o = A(V_{i1} - V_{i2})$$

V1 < V2




OPEN LOOP CONFIGURATIONS

▶ INVERTING AMPLIFIER


- ▶ The output voltage is 180° out of phase with respect to the input and hence, the output voltage V_0 is given by, $V_0 = -AV_i$
- ▶ Thus, in an inverting amplifier, the input signal is amplified by the open-loop gain A and in phase shifted by 180° .

▶ NON INVERTING AMPLIFIER

- ▶ The input signal is amplified by the open - loop gain A and the output is in-phase with input signal.
- ▶ In all the above open-loop configurations, only very small values of input voltages can be applied.
- ▶ Voltages levels slightly greater than zero, the output is driven into saturation
- ▶ When operated in the open-loop configuration, the output of the op-amp is either in negative or positive saturation, or switches between positive and negative saturation levels.
- ▶ This prevents the use of open - loop configuration of op-amps in linear applications.



Open - loop Inverting Amplifier



Open - loop Non - Inverting Amplifier

LIMITATIONS

1. Clipping of the output waveform can occur when the output voltage exceeds the saturation level of op-amp. This is due to the very high open - loop gain of the op-amp.
 - ▶ This feature actually makes it possible to amplify very low frequency signal and the amplification can be achieved accurately without any distortion.
2. The open - loop gain of the op - amp is not a constant and it varies with changing temperature and variations in power supply.
 - ▶ The bandwidth of most of the open- loop op amps is negligibly small.

Continued.....

- ▶ $A_{dm} = (V_{o1} - V_{o2}) / V_d$ $V_d = V_1 - V_2$ (difference voltage)
- ▶ $A_{cm} = V_{o1} / V_c = V_{o2} / V_c$ $V_c =$ common voltage (applied as inputs of both transistors)

CHARACTERISTICS OF OPAMPS:

INPUT BIAS CURRENT (I_b)

- ▶ It is the average value of the base currents entering into the terminals of opamp

$$I_b = (I_{b1} + I_{b2}) / 2$$

$I_b = 500 \text{ nA}$ maximum for 741 IC

INPUT OFFSET CURRENT (I_{io})

- ▶ Algebraic difference between the currents entering into the inverting and non inverting terminal

$$I_{io} = |I_{b1} - I_{b2}|$$

$I_{io} = 200 \text{ nA}$ maximum for 741 IC

INPUT OFFSET VOLTAGE (V_{io})

- ▶ Voltage that must be applied at the input terminal of an opamp to make the output voltage zero. Voltage must be +ve / -ve

Continued....

CMRR(COMMON MODE REJECTION RATIO)

- ▶ Ratio of differential mode gain to the common mode gain.

$$CMRR = \frac{|A_{dm}|}{|A_{cm}|}, \text{Maximum value} = 90\text{dB}$$

SLEW RATE

- ▶ Maximum rate of change of output voltage per unit of time and is expressed as Volt/micro seconds.

$$SR = \frac{dV_o}{dt}$$

Indicates how rapidly the o/p of an opamp can change in response to changes in input frequency.

BANDWIDTH/GAIN BANDWIDTH PRODUCT

- ▶ It is the bandwidth of the opamp when the voltage gain is 1.

$$BW = 1\text{MHz}$$

Infinite – The main function of an operational amplifier is to amplify the input signal and the more open loop gain it has the better. Open-loop gain is the gain of the op-amp without positive or negative feedback and for such an amplifier the gain will be infinite but typical real values range from about 20,000 to 200,000.

Input impedance, (Z_{IN})

Infinite – Input impedance is the ratio of input voltage to input current and is assumed to be infinite to prevent any current flowing from the source supply into the amplifiers input circuitry ($I_{IN} = 0$). Real op-amps have input leakage currents from a few pico-amps to a few milli-amps.

Output impedance, (Z_{OUT})

Zero – The output impedance of the ideal operational amplifier is assumed to be zero acting as a perfect internal voltage source with no internal resistance so that it can supply as much current as necessary to the load. This internal resistance is effectively in series with the load thereby reducing the output voltage available to the load. Real op-amps have output impedances in the 100-20k Ω range.

Bandwidth, (BW)

Infinite – An ideal operational amplifier has an infinite frequency response and can amplify any frequency signal from DC to the highest AC frequencies so it is therefore assumed to have an infinite bandwidth. With real op-amps, the bandwidth is limited by the Gain-Bandwidth product (GB), which is equal to the frequency where the amplifiers gain becomes unity.


Offset Voltage, (V_{IO})

Zero – The amplifiers output will be zero when the voltage difference between the inverting and the non-inverting inputs is zero, the same or when both inputs are grounded. Real op-amps have some amount of output offset voltage.

IDEAL CHARACTERISTICS OF OPAMP


- ▶ Infinite voltage gain
- ▶ Infinite input resistance
- ▶ Zero output resistance
- ▶ Zero output voltage when input voltage is zero
- ▶ Infinite Bandwidth
- ▶ Infinite CMRR
- ▶ Infinite Slewrate

COMPARISON OF IDEAL AND PRACTICAL OPAMP(741 IC)



Ideal	Practical
<ul style="list-style-type: none">• Infinite voltage gain• Infinite input resistance• Zero o/p resistance• Infinite bandwidth• Infinite CMRR• Infinite slewrate• Zero o/p voltage when i/p =0	<ul style="list-style-type: none">• Voltage gain is 200,000• Input resistance 2MΩ• O/p resistance 75 Ω• Bandwidth is 1 MHz• CMRR is 90 dB• Slewrate is 0.5V/μs• Not able to get zero at the o/p when i/p=0 due to mismatch in transistors

FREQUENCY RESPONSE-CALCULATION OF BANDWIDTH



$$BW=0.35/\text{Rise time}$$

$$BW=A*f$$

- ▶ The operational amplifiers bandwidth is the frequency range over which the voltage gain of the amplifier is above **70.7%** or **-3dB** (where 0dB is the maximum) of its maximum output value
- ▶ Problem 1:GBP of the amplifier, in this particular case 1MHz. calculate the bandwidth of the amplifier
- ▶ $37=20\log A \Rightarrow A=\text{antilog}(37 \div 20) = 70.8$
- ▶ $GBP \div A = \text{Bandwidth}$, therefore, $1,000,000 \div 70.8 = 14,124\text{Hz}$, or 14kHz
- ▶ Problem 2:*If* the -3dB point would now be at 17dB.Find BW.

CALCULATION OF SLEW RATE

- ▶ Slew rate = $\left. \frac{dV_o}{dt} \right|_{\max}$
- ▶ If $V_o = V_m \sin \omega t$, $\frac{dV_o}{dt} = \omega V_m \cos \omega t$
- ▶ At max, $\omega V_m = 2\pi f V_m$
- ▶ Typical Value = $1\text{V}/\mu\text{s} = 10^6\text{V/s}$

1. If $f = 1\text{KHz}$, find V_m

$$\text{Ans: } V_m = \frac{10^6}{2\pi f} = 16\text{V}$$

Problems:

1. An opamp has unity gain frequency of 100kHz. If an amplifier has a gain of 10 is needed, what can be its -3dB cut off frequency.

Ans: $f_u = 100 * 10^3 = A * f_c$

$$f_c = \frac{100 * 10^3}{10} = 10 \text{kHz}$$

2. An opamp has a slew rate of 2V/μs. What is the maximum closed loop voltage gain that can be obtained if the input signal varies by 0.5Vpp in 10μs.

Ans: SR = 2V/μs, i/p voltage = 0.5V in 10μs

$$\frac{2}{10^{-6}} = \frac{0.5 * A_{cl}}{10 * 10^{-6}}$$

$$A_{cl} = 2 / 0.05 = 40 \quad (\text{Vid} = V_m / A)$$

3. An opamp has a slewrate of 1V/μs, a unity gain frequency of 1MHz. O/p saturation level is 12V. Calculate maximum frequency. Calculate the maximum peak amplitude of input sinusoidal frequency 100KHz.

$$\text{Ans: } f_{\max} = \frac{SR}{2 * \pi * V_m}$$

$$f_{\max} = \frac{SR}{2 * \pi * V_m} = \frac{1V}{10^{-6} * 2 * \pi * 12} = 13.263 \text{kHz}$$

$$f_{\max} = \frac{SR}{2 * \pi * V_m} \quad 100 * 10^3 = \frac{1V}{10^{-6} * 2 * \pi * V_m} \quad ; V_m = 1.592V$$

Continued....

4. Output voltage of an opamp circuit changes by 20V in 4 μ s. What is the slew rate?

$$\text{Ans: Slew rate} = \left. \frac{dV_o}{dt} \right|_{\max} = \frac{20V}{4 \times 10^{-6}} = 5V/\mu s$$

5. An inverting amplifier with opamp has a gain of 50. Maximum amplitude of 20mV. What is the maximum frequency of the input at which the output will be undistorted?

$$\text{Ans: SR} = \frac{2 \times \pi \times f \times V_m}{10^6} = 0.5$$

$$V_m = A \times V_{id}$$

$$= 50 \times 20 \times 10^{-3} = 1V$$

$$f_{\max} = \frac{SR \times 10^6}{2 \times \pi \times V_m} = \frac{0.5 \times 10^6}{2 \times \pi \times 1} = 79.6 \text{ kHz}$$

6. With the help of a circuit diagram explain the working of a differential amplifier if the following inputs are applied (i) $V_{b1} = 0V$, $V_{b2} = 1V$ (ii) $V_{b1} = 1V$, $V_{b2} = 1V$ (iii) $V_{b1} = -1V$, $V_{b2} = 1V$

7. For a differential amplifier, find the value of V_{id} to cause $i_{E2} = 0.98 \times I$ where $V_{id} = V_{B1} - V_{B2}$ and I is the tail current.

8. List out the ideal characteristics of an op.amp

9. Draw the block diagram and equivalent circuit of an operational amplifier.

10. With the help of a circuit diagram, derive the equation for Input differential resistance of a differential amplifier

Continued.....

11. Explain the openloop configurations and voltage transfer curve of an ideal opamp
12. Explain the following properties of a practical opamp (i) Bandwidth (ii) Slew rate (iii) Input offset voltage (iv) Input offset current
13. Define slew rate. What are its causes? Derive the equation for maximum input frequency at which an undistorted signal is obtained in terms of slew rate?
14. Analyse the BJT differential amplifier pair under large signal operation and illustrate its transfer characteristics.
15. Using the small signal analysis, deduce the expression for CMRR
16. What is the principle of operation of Wilson current mirror and its advantages? Deduce the expression for its current gain.