Memory.

Memory - means for storing data or information in the form of building words. Data can be numerial or alphanumencal dyps or programs. Datamenory -, to store data Memory L_ peogram menory -> to store peogram. small special pupose compulsis may have no data menory. Alereas general pupose compulses thank a large portion for data slotage. foi data slorage Capacitors in seniconductor system & magnetic domain t. m' magnetic memories, each of which sloves one bet of dala . A slovage element is ealled a cell. eg :- Magnetic Lapis, magnetic disks, MBM (magnetic bubble Computer menoués can also be claimfud unto Main Meniory: - It is the indernal part of the computer. de is very fast. It scenes as program meniony. The program to be currently executed & data used by the Bogram are. Stored in the main meniory many: - Serviconductor memories. are used as main menory. Its also called as core memory-2) Peripheral Memory :- Also called as auxillary add on mais memory. Il's a lippically add on meniory for Very large slorage capacity, & is much slower than

destis . It can slore millions of hels of data without cleetue pomer. Menury Organization & opuation. In each menuory, informations are sloved as bits. The no: of bits mia location may deffer based on the Lype of the system used. The group of bits mia location is called a word, & word size is no: of bits in a word. It may vary from 4 to 64 or more bits. If word is of 8 bit, le 1 byte, that location ean stole & bils. Thus a memory location is defined as a set of devuis capable of strong one word. eq: s bit muis-computir - each location can store s' bits 10 8 latelies to store un'a cell. The capainty or sysiof a memory is the total no: of bits it can store. For convenience the size of memory is expressed as a multiple of 2 = 1024, = 1K. so 2" = 2.2" = 2.K u 2 Kilo bytte Hignei illustratis da <u>32x4</u> remou Data v/ps Hemory cells . Addresses 00000 A4 J3 J2 J Jo Read/write command 00001 Addreyp 00010 R/W A3 Jps A2 82×4-Menory Ao MER Menory Enable 111 11110Data o/ps. 11111

Word size is 4 bits - so data handling capacity is 4 bits at a limi . le jour i/p lines & 4 0/p lines. 32 such cells are available se Each cell in a memory devece is identified by a unique address for data transfer · so 32 different addresses are needed . Toe generating 32 diffuent addresses, minimum 5 address lines are required, i 2⁵ = 32. Thus Ao - Ay forms address lines Jo- I3 " " I/p luie & 00 - 03 11 0/p lines. To store some data into the memory, the location et selected by guieng people address through the address lenies, Affin this the data is to be transford to that location & this process is called a write operation. During the wite operation, data to be written must be available at the cip lines. This operation is enabled by an active low signal at the R/W command line. To retrieni data from a memory denne, the location Keep its identified day scleeting the proper address to reper will be now available at the 0/p lines. This peocers is called as Read operation. To actuate the Memory chip, there is a Memory Enable uput line. If it is kept disabled, it will not respond to other enpits. To relact a memory chip among a no of memories, the cip line can be used.

51

X

Page No: 4

Kead/Wilt hogie Process of slowing data in memory is called weile opulation If the process of retreving data from memory is called read operation. Fig shows how reading & writing is accomplished ut an 8 bit nuroprocessor system (MP) 8 bil- dalā Hirroppienor Memory. l'Cpu 16 bili - ress bus Write Kead J- control signals. Mp sigstim consists of a cpu, a no: of registers & logi exercits to perform read & writes peogramme execution. Read & write are the livo control regrials to control the exerpetine operation's. Data leanspe is through & bit data lines from Do to Dy. To identify the memory location's there 16 address lines Ao- A15 so that 2'6 definint locations can be addressed. when a data is to sloved in memory, the cpu activation the write control & places the data to be sloted on data bus & the address to which it is to be placed on the address bus. The address is liansmitted Through the address levies & the despective location is Ederift fied. Then data from data bus is placed in that location of the old data. similarly to read data from a location, the address is leansmitted over the address lines. from that focation data is laken & placed hangued to cpu by the data bus.

Types of Meniory. 1) Read/weile Meniory (RWM) eg: RAM out both read & weile operations' are possible 2) ROM - Read only Memory. Only for read opulations. : uned for premanent slorage of programs or data. It is a seady to use set of combinational evenits. It is a previously proglammed "Decodes-OR array based logic derace with appeoperate marks at the manufacturing slage . Dalà on ROM do not change or base get exared when pomes is interrupted. so il is a non-volatile lype of memory Applications :- Rohere non volatili data slorage is required. V peuseoniputer program slorage (furnivare) Muss computer programs slored en ROMS au called as furniware, busy they are not subject to change. eg: - declionce games, élécteoner each registors N Bool shap menory :- Bool shap program is stored in V Dala lables, - for tables that do not change eg: - tregonometre lables, eucle conversion tables. Dalà convertions. eg: Binaiy to BCD character generators - stories dot pattern codes for each character at an address corresponding to the ASCII code for that character. eg: - to display or print alphanumence charactors.

Page No: 6 Junction generalie - Which produces waneformy of dypient functions like serie, hisangula de ROM spuiel vousion programmable logie devues are called as phos. The main pLD is a Programmable Read Only Memory (prom). Details an given mithe next page. Voltalile & Non Volatile Menory Voltatile _ Data stored in RWMs made from semiconductor. devices will be lost if power is removed. such memory is said to be under if said to be volatile. Non Votatile - Oata stored in memorepo is retained even after the power is switched off. such meniony is said to be non volatile - for eg: - ROM Kandom Access & Sequential Access Memory. Kandom Access Memony au memory whose locations can be accessed directly & insmediately. in time taken to access a data for to any location is same. Sequential Access Memory: - to access a data from a location, the system has to through a suits of address before reaching the address desired for egs- magnetic tape - to read a data, the tope it is necessary to wind or unwind the tape & go through a series of addresses before reaching the address desired.

Memory Constituents. Made of semiconductor devueis like BJT of MOSFET. BJT Technology. MOSFET Technology - not so easy Easy Technique large space · les spare less storage ~ so large capacity Menory 1C's he faster than MOS memory ~ Slow compared to BJT mot every type in BJT lectrology v Snery type of Ic is available rured for high spied applications is noce emportant than V gnanui numory deugri vannot be done: Spred ance menory is possible i²L leebnology is also available which gives higher Spud than MOS & gualin capacity than BJT. Statui & Dynamie Menory. Statie _ Available mi both BJT & MOSFET Lehnologues, which mes conventional slorage devues such as latches. eg:- SRAM Agramie - Available only in MOSFET circuits. Here slorage of data is as charge on capacitances. Thus it compuses a very large no: of memory cells in a bynami Sendi audit and new low pomer consumption. preside represented of the cuinit is essential so complicated entitiet. eg: - DRAM.

Page No :

Random-access memory (RAM /ræm/) is a form of computer data storage that stores data and machine code currently being used. A random-access memory device allows data items to be read or written in almost the same amount of time irrespective of the physical location of data inside the memory. In contrast, with other direct-access data storage media such as hard disks, CD-RWs, DVD-RWs and the older magnetic tapes and drum memory, the time required to read and write data items varies significantly depending on their physical locations on the recording medium, due to mechanical limitations such as media

RAM contains multiplexing and demultiplexing circuitry, to connect the data lines to the addressed storage for reading or writing the entry. Usually more than one bit of storage is accessed by the same address, and RAM devices often have multiple data lines and are said to be "8-bit" or "16-bit", etc. devices.

In today's technology, random-access memory takes the form of integrated circuits. RAM is normally associated with volatile types of memory (such as DRAM modules), where stored, information is lost if power is removed, although non-volatile RAM has also been developed.^[1] Other types of non-volatile memories exist that allow random access for read operations, but either do not allow write operations or have other kinds of limitations on them. These include most types of ROM and a type of flash memory called NOR-Flash.

The two widely used forms of modern RAM are static RAM (SRAM) and dynamic RAM (DRAM). In SRAM, a bit of data is stored using the state of a six transistor memory cell. This form of RAM is more expensive to produce, but is generally faster and requires less dynamic power than DRAM. In modern computers, SRAM is often used as cache memory for the CPU. DRAM stores a bit of data using a transistor and capacitor pair, which together comprise a DRAM cell. The capacitor holds a high or low charge (1 or 0, respectively), and the transistor acts as a switch that lets the control circuitry on the chip read the capacitor's state or charge or change it. As this form of memory is less expensive to produce than static RAM, it is the predominant form of computer memory used in modern cor. puters.

Both static and dynamic RAM are considered volatile, as their state is lost or reset when power s removed from the system. By contrast, read-only memory (ROM) stores data by permanently enabling or disabling selected transistors, such that the memory cannot be altered. Writeable variants of ROM (such as <u>EEPROM</u> and <u>flash memory</u>) share properties of b_{inth} ROM and RAM, enabling data to persist without power and to be updated without requiring special equipment. These persistent forms of semiconductor ROM include USB flash drives, memory cards for cameras and portable devices, and solid-state drives. ECC memory (which can be either SRAM or DRAM) includes special circuitry to detect and/or correct random faults (memory errors) in the stored data, using parity bits or error correction codes.

In general, the term RAM refers solely to solid-state memory devices (either DRAM or SRAM), and more specifically the main memory in most computers. In optical storage, the term <u>DVD-RAM</u>is somewhat of a misnomer since, unlike <u>CD-RW</u> or <u>DVD-RW</u> it does not need to be erased before reuse. Nevertheless, a DVD-RAM behaves much like a hard disc drive if somewhat slower.

ROM is a type of memory that does not lose its contents when the power is turned off. For this reason, ROM is also called non volatile memory.

Different Types of ROM

There are different types of read-only memory, such as

- 1. PROM (Programmable ROM)
- 2. EPROM (Erasable Programmable ROM)
- 3. EEPROM (electrically erasable programmable ROM)
- 4. Flash EPROM
- 5. Mask ROM



PROM (programmable ROM) and OTP

PROM refers to the kind of ROM that the user can burn information into. In other words, PROM is a user-programmable memory:

For every bit of the PROM, there exists a fuse. PROM is programmed by blowing the fuses. If the information burned into PROM is wrong, that PROM must be discarded since its internal fuses are blown permanently. For this reason, PROM is also referred to as OTP (One Time Programmable).

Programming ROM, also called burning ROM, requires special equipment called a ROM burner or ROM programmer.

EPROM (erasable programmable ROM) and UV-EPROM

EPROM was invented to allow making changes in the contents of PROM after it is burned.

In EPROM, one can program the memory chip and erase it thousands of times. This is especially necessary during development of the prototype of a microprocessor-based project.

A widely used EPROM is called UV-EPROM, where UV stands for ultraviolet. The only problem with UV-EPROM is that erasing its contents can take up to 20 minutes.

All UV-EPROM chips have a window through which the programmer can shine ultraviolet (UV) radiation to erase the chip's contents. For this reason, EPROM is also referred to as UV-erasable EPROM or simply UV-EPROM.

Programming a UX-EPROM

To program a UV-EPROM chip, the following steps must be taken:

 Its contents must be erased. To erase a chip, remove it from its socket on the system board and place it in EPROM erasure equipment to expose it to UV radiation for 5-20 minutes.

All UV-EPROM chips have a window through which the programmer can shine ultraviolet (UV) radiation to erase the chip's contents. For this reason, EPROM is also referred to as UV-erasable EPROM or simply UV-EPROM.

Programming a UV-EPROM

To program a UV-EPROM chip, the following steps must be taken:

- 1. Its contents must be erased. To erase a chip, remove it from its socket on the system board and place it in EPROM erasure equipment to expose it to UV radiation for 5—20 minutes.
- Program the chip. To program a UV-EPROM chip, place it to UV radiation for 5—20 minute (programmer). To burn code or data into EPROM, the ROM burner uses 12.5 volts or higher, depending on the EPROM type. This voltage is referred to as V_{pp} in the UV-EPROM data sheet.
- 3. Place the chip back into its socket on the system board.

As can be seen from the above steps, not only is there an EPROM programmer (burner), but there is also separate EPROM erasure equipment. The main problem, and indeed the major disadvantage of UV-EPROM, is that it cannot be erased and programmed while it is in the system board. To provide a solution to this problem, EEPROM was invented. '

EEPROM (electrically erasable programmable ROM)

EEPROM has several advantages over EPROM, such as the fact that its method of erasure is electrical and therefore instant. as opposed to the 20-minute erasure time required for UV-EPROM.

In addition, in EEPROM one can select which byte to be erased, in contrast to UV-EPROM, in which the entire contents of ROM are erased.

However, the main advantage of EEPROM is that one can program and erase its contents while it is still in the system board. it does not require physical removal of the memory chip from its socket. In other words, unlike UV-EPROM, EEPROM does not require an external erasure and programming device.

To utilize EEPROM fully, the designer must incorporate the circuitry to program the EEPROM into the system board. In general, the cost per bit for EEPROM is much higher than for UV-EPROM.

Flash memory EPROM

Since the early 1990s, Flash EPROM has become a popular user-programmable memory chip. and for good reasons.

- First, the erasure of the entire contents takes less than a second, or one might say in a flash, hence its name, Flash memory.
- In addition, the erasure method is electrical, and for this reason it is sometimes referred to as Flash EEPROM. To avoid confusion, it is commonly called Flash memory.

The major difference between EEPROM and Flash memory is that when Flash memory's contents are erased, the entire device is erased, in contrast to EEPROM, where one can erase a desired byte.

Although in many Flash memories recently made available the contents are divided into blocks and the erasure can be done block by block, unlike EEPROM, Flash memory has no byte erasure option.

Because Flash memory can be programmed while it is in its socket on the system board, it is widely used to upgrade the BIOS ROM of the PC. Some designers believe that Flash memory will replace the hard disk as a mass storage medium.

This would increase the performance of the computer tremendously, since Flash memory is semiconductor memory with access time in the range of 100 ns compared with disk access. time in the range of tens of milliseconds. For this to happen, Flash memory's program/erase cycles must become infinite, just like hard disks.

Program/erase cycle refers to the number of times that a chip can be erased and reprogrammed before it becomes unusable. At this time, the program/erase cycle is 100,000 for Flash and EEPROM, 1000 for UV-EPROM, and infinite for RAM and disks.

Mask ROM

Mask ROM refers to a kind of ROM in which the contents are programmed by the IC manufacturer. In other words, it is not a user-programmable ROM.

The term mask is used in IC fabrication. Since the process is costly, mask ROM is used when the needed volume is high (hundreds of thousands) and it is absolutely certain that the contents will not change.

It is common practice to use UV-EPROM or Flash for the development phase of a project, and only after the code/data have been finalized is the mask version of the product ordered.

The main advantage of mask ROM is its cost, since it is significantly cheaper than other kinds of ROM, but if an error is found in the data/code, the entire batch must be thrown away. It must be noted that all ROM memories have 8 bits for data pins; therefore, the organization is x8.

o'annned

Page No: 13

ROM - Internal Cuinit - Consists of an away of remeionduels. devues that are interconnected to slove an array of benary dalà. Hequie shows a n'ip, n'op ROM, with n=38 m = 4. The ip lines represent address lines & offelines the no: of bits in each location (ci word size): Sence 3 address lines. 23 deferent ROM locations (u' 8 defficient works can 8 words f1 ip B be sloved) is "Diffue data value x4 bits - F2 is F3 F2 F1 F0 (LSB) can lake Frabyjut (MSB) (LSB) addrey C · +3 lines lig. 1. - 8XH ROM any value as slored in ROM. The addiess earges from 000 to 111 It's internal eienet usually consists of a decoder and a memory array. The decoder of select one of the oppword & the nemory location) as > Menocy > Array 2ⁿwords X pu the ip address and perodes 'n the bit pattern in the ip : n bits location is guer as lines ofp by the opplines. , 1.1 tig: 2 - ROM Base smeltine The detailed internal structure of the array with switching element as shown in fig. 3. The devode % is shown with respective menteins for a 3 address levie ROM, ic 3 inputs to the devoder & The deroder 0/p line is called as wood line. If the ROM is of 4 0/p linis, that can be deawn pull down oresistors at the top as mi fig. 3. A swetching element is placed out the intersection of a word line 4 an o/p live if the corresponding minition is to be

included in the opponetion: Otherworse switching den is not connected. If an oppline if a switching element connects an oppline to a loosed line which is 1, the op value will be 1. otherwise the pull down resistors at the top cause the opp line to be'o. so the switching elements in the memory away form an OR gate for each of the opp functions. Let The ofp functions of the ROM in fig 3 is as follows. $F_0 = \leq M(0, 1, 4, 6), F_1 = \leq m(2, 3, 4, 6); F_2 = \leq m(0, 1, 2, 6)$ $F_3 = \xi_1 (2, 3, 5, 6, 7)$ 3-108 MI Duodu M2 M3 M4 M5 MG MI F2 H Fa 0/p lines Meniory Array of a Brip 8 word x 4 bit ROM. MO 0 M M/ Fig. 4 - Equivalent OR gate for Fo. M

The above civint can also be drawn by indicating the present multimes using a X symbol at the point of inter section of wordline & 0/Pr 3-108/2 Dewdy M3 int Surve the memory away of ROM is an OR away a 32×8 ROM Can be shown at below. (32 segments or op lines with (8 bits in leach location) 32 Devoder 31 1A6 1 A5 A4 A3 A2 A1 A0 30 256 internetions are programmable. (2) Deugria combinational evenit uning a ROM. Civil auepts a 3 bit number and generates an ofp burary number equal to square of the i/p number. i/ps - are of 3 bits, let Az. A, Az to numbers Can be from op I en decimal ci 000 to 111. 0/p is Iquar of respective numbers so max value of %/p ni decenial is 49. no. of 0/p bits is 6.

È

241 29/p 22 2 2 2 B₄ B₃ B₂ B₂ B₁ B₀ 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 I/p's ___ Deunial o/p. Az A, AO 0 O 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 0 0 O # 16 ______ 0 0 36 0,0 01 0 ti t 10001 49 1 From the table, Bo = Ao $B_{1} = 0$ $B_{2} = \pounds (2,6)$ $B_{3} = \pounds (3,5)$ $B_{4} = \pounds (4,5,7)$ $B_5 = \le (6,7)$ A2 Ai Ao B2 B, Bo

Programmable Logie Devices. (PLD) It is the general name for a digital Inligeated Crewit copable of that can be programmed for a variety of deferent logie functions. It can be combinational ligpe bor sequential dype. A PLD may contain thousands of gatis & flipplops. Thus a sengle pro can replace a large no: of integrated cients, which lowers east. Another advanlage is that in pro change in design caube made by changing the program without changing the wiring. Programmable hoger Array (plA) - is a kind of plD which does the same function as a ROM; but with definit internal structure. Here decodes is suplaced by an AND array which realizes releated product lims of the input Variables : It's then followed by an OR away, which ORs the product lim needed to form the 0/p functions. so pla uniplements sop expressions, while a Rom dueitly criptements the truthlable. inal structure OR AND Array Array. op lines. o/p's Bogrammable Programmable AND aring PAL shueling

MARIAN ENGINEERING CO

Page No :





Scanned with CamScanner

1 Ce

Page No: 19

Page No : MARIAN ENGINEERING COLLEGE Programmiable Array Logei (PAL) -> O/ps. Fined OR array 7ps Programmable AND Amay Mees expensive ~ Easur to program It's a special can of PLA in which the AND peogean mable & OR away is fixed. array is Basic steveline В Implement F = ABC+ABC using PAL. 1/

Page No : 21 Implement using PAL. q) FI = ABC + AC + ABC. $F_2 = \overline{ABC} + BC$. B Field Programmable Grati Acrays (Fpb1A) identical identi signals to IC peus. The user can program the puncturity realized by each logic cells & the connections between the cells. Generally an FPGA may contain function. generators, flip flops, multiplexees etc. Implementation of half addes, and gate, or gate, fulladder using (PHDW).

Preset and Clear of counters

Preset will make the output high irrespective of input conditions if taken low. **Clear** will make the output low irrespective of input conditions if taken low. If not in use both **preset and clear** pins are tied to Logic High.

Synchronous Counter

In the previous Asynchronous binary counter, we saw that the output of one counter stage is connected directly to the clock input of the next counter stage and so on along the chain. The result of this is that the Asynchronous counter suffers from what is known as "Propagation Delay" in which the timing signal is delayed a fraction through each flip-flop.

However, with the **Synchronous Counter**, the external clock signal is connected to the clock input of EVERY individual flip-flop within the counter so that all of the flip-flops are clocked together simultaneously (in parallel) at the same time giving a fixed time relationship. In other words, changes in the output occur in "synchronisation" with the clock signal. The result of this synchronisation is that all the individual output bits changing state at exactly the same time in response to the common clock signal with no ripple effect and therefore, no propagation delay.

Modulo 10 or Decade or BCD Counter

Design mod-10 synchronous counter using JK Flip Flops.Check for the lock out condition.If so,how the lock-out condition can be avoided? Draw the neat state diagram and circuit diagram with Flip Flops.

Counter State			Flip flop inputs								
Q3	Q2	Q1	Q0	JO	KO	J1	K1	J2	K2	J3	K3
0	0	0	0	1	X	0	X	0	X	0	X
0	0	0	1	X	1	1	Χ	0	Х	0	X
0	0	1	0	1	X	X	0	0	X	0	X
0	0	1	1	X	1	X	1	1	X	0	X
0	1	0	0	1	X	0	X	X	0	0	X
0	1	0	1	X	1	1	X	X	0	0	X
0	1	1	0	1	X	X	0	X	0	0	X
0	1	1	1	X	1	X	1	X	1	1	X
1	0	0	0	1	X	0	X	0	X	X	0
1	0	0	1	X	1	0	X	0	X	X	1
0	0	0	0								

1) Truth Table:

2) K-maps:

	Q3Q2	Q3 Q2	Q3 Q2	Q3 Q2
Q1Q0	1	1	X	T
Q1QØ	X	X	X	X
QIQQ	X	X	X	x /
Q1 Q0	X	1	X	X

K1=Q0

	<u>Q3Q2</u>	Q3 Q2	Q3 Q2	Q3 <u>Q2</u>
Q1Q0	X	X	X	X
<u>Q1</u> Q0	X	X	X	X
Q1 Q0	V	1	X	x
Q1 Q0	0	0	X	X

J1=Q0 Q3

	<u>Q3Q2</u>	Q3 Q2	Q3 Q2	Q3 Q2
<u>Q1Q0</u>	0	0	X	0
Q1 Q0	1	1	X	0
Q1 Q0	X	X	X	X
Q1 Q0	X	X	Х	X

K0=1

	<u>Q3Q2</u>	Q3 Q2	Q3 Q2	Q3 Q2
<u>Q1Q0</u>	X	X	X	X
Q1 Q0/	1	1	X	1
Q1 Q0	1	1	X	X /
Q1 Q0	X	X	X	X

J3=Q0 Q1 Q2

	<u>Q3Q2</u>	Q3 Q2	Q3 Q2	Q3 Q2
<u>Q1Q0</u>	0	0	X	X
Q1 Q0	0	0	X	X
Q1 Q0	0	1	X	X
Q1 Q0	0	0	X	X

K2=Q0 Q1

	<u>Q3Q2</u>	Q3 Q2	Q3 Q2	Q3 <u>Q2</u>
Q1Q0	X	0	X	X
<u>Q1</u> Q0	X	0	X	X
Q1 Q0<	X	1	X	X
Q1 Q0	X	0	X	X

J2=Q0 Q1

	<u>Q3Q2</u>	Q3 Q2	Q3 Q2	Q3 Q2
Q1Q0	0	X	X	0
<u>Q1</u> Q0	0	X	X	0
Q1 Q0 <	1	X	X	X
Q1 <u>Q0</u>	0	X	X	X

	Q3Q2	Q3 Q2	Q3 Q2	Q3 Q2
<u>Q1Q0</u>	X	X	X	0
<u>Q1</u> Q0	X	X	X	1
Q1 Q0	X	X	X	X
Q1 Q0	X	X	X	X

K3=Q0

2) Logic Circuit:



3) Lock out condition:

- In the above counter the logic states 1010, 1011, 1100, 1101, 1110 and 1111 are not used. If by chance, the counter happens to find itself in any one of the unused states, its next state would not be known. It may just be possible that the counter might go from one unused state to another and never arrive at a used state. A counter whose unused states have this feature is said to suffer from LOCK OUT.
- To avoid lock out and make sure that at the starting point the counter is in its initial state or it comes to its initial state within few clock cycles, external logic circuitry is to be provided and so we design the counter assuming the next state to be the initial state, from each unused states.

Sequential Machines

We know that synchronous sequential circuits change affect their states for every positive 0r negative transition of the clock signal based on the input. So, this behavior of synchronous sequential circuits can be represented in the graphical form and it is known as **state diagram**. A synchronous sequential circuit is also called as **Finite State Machine** FSM, if it has finite number of states. There are two types of FSMs.

- Mealy State Machine
- Moore State Machine

Now, let us discuss about these two state machines one by one.

Mealy State Machine

A Finite State Machine is said to be Mealy state machine, if outputs depend on both present inputs & present states. The **block diagram** of Mealy state machine is shown in the following figure.



As shown in figure, there are two parts present in Mealy state machine. Those are combinational logic and memory. Memory is useful to provide some or part of previous outputs and present states as inputs of combinational logic. So, based on the present inputs and present states, the Mealy state machine produces outputs. Therefore, the outputs will be valid only at positive or negative transition of the clock signal.

Mealy Diagram -



In the above figure, there are three states, namely A, B & C. These states are labelled inside the circles & each circle corresponds to one state. Transitions between these states are represented with directed lines. Here, 0 / 0, 1 / 0 & 1 / 1 denotes **input / output**. In the above figure, there are two transitions from each state based on the value of input, x.

In general, the number of states required in Mealy state machine is less than or equal to the number of states required in Moore state machine. There is an equivalent Moore state machine for each Mealy state machine.

Moore State Machine

A Finite State Machine is said to be Moore state machine, if outputs depend only on present states. The **block diagram** of Moore state machine is shown in the following figure.



As shown in figure, there are two parts present in Moore state machine. Those are combinational logic and memory. In this case, the present inputs and present states determine the next states. So, based on next states, Moore state machine produces the outputs. Therefore, the outputs will be valid only after transition of the state.

The state diagram of Moore state machine is shown in the following figure.



In the above figure, there are four states, namely A, B, C & D. These states and the respective outputs are labelled inside the circles. Here, only the input value is labeled on each transition. In the above figure, there are two transitions from each state based on the value of input, x.

In general, the number of states required in Moore state machine is more than or equal to the number of states required in Mealy state machine. There is an equivalent Mealy state machine for each Moore state machine. So, based on the requirement we can use one of them.

Moore Machine -

- 1. Output depends only upon present state.
- 2. If input changes, output does not change.
- 3. More number of states are required.
- 4. There is more hardware requirement.
- 5. They react slower to inputs(One clock cycle later)
- 6. Synchronous output and state generation.
- 7. Output is placed on states.
- 8. Easy to design.

Mealy Machine -

- 1. Output depends on present state as well as present input.
- 2. If input changes, output also changes.
- 3. Less number of states are required.
- 4. There is less hardware requirement.
- 5. They react faster to inputs.
- 6. Asynchronous output generation.
- 7. Output is placed on transitions.
- 8. It is difficult to design.

VHDL Introduction

VHDL stands for very high-speed integrated circuit hardware description language. It is a programming language used to model a digital system by dataflow, behavioral and structural style of modeling.

Describing a Design

In VHDL an entity is used to describe a hardware module. An entity can be described using,

- Entity declaration
- Architecture
- Configuration
- Package declaration
- Package body

Entity Declaration

It defines the names, input output signals and modes of a hardware module.

Syntax -

```
entity entity_name is
    Port declaration;
end entity name;
```

An entity declaration should start with 'entity' and end with 'end' keywords. The direction will be input, output or inout.

In	Port can be read
Out	Port can be written

Inout	Port can be read and written
Buffer	Port can be read and written, it can have only one source.

Architecture -

Architecture can be described using structural, dataflow, behavioral or mixed style.

Syntax -

architecture architecture_name of entity_name architecture_declarative_part;

begin Statements; end architecture_name;

Here, we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the 'begin' and 'énd' keyword. Architecture declarative part may contain variables, constants, or component declaration.

Data Flow Modeling

In this modeling style, the flow of data through the entity is expressed using concurrent (parallel) signal. The concurrent statements in VHDL are WHEN and GENERATE.

Besides them, assignments using only operators (AND, NOT, +, *, sll, etc.) can also be used to construct code.

Finally, a special kind of assignment, called BLOCK, can also be employed in this kind of code.

In concurrent code, the following can be used –

- Operators
- The WHEN statement (WHEN/ELSE or WITH/SELECT/WHEN);
- The GENERATE statement;
- The BLOCK statement

Behavioral Modeling

In this modeling style, the behavior of an entity as set of statements is executed sequentially in the specified order. Only statements placed inside a PROCESS, FUNCTION, or PROCEDURE are sequential.

PROCESSES, FUNCTIONS, and PROCEDURES are the only sections of code that are executed sequentially.

However, as a whole, any of these blocks is still concurrent with any other statements placed outside it.

One important aspect of behavior code is that it is not limited to sequential logic. Indeed, with it, we can build sequential circuits as well as combinational circuits.

The behavior statements are IF, WAIT, CASE, and LOOP. VARIABLES are also restricted and they are supposed to be used in sequential code only. VARIABLE can never be global, so its value cannot be passed out directly.

Structural Modeling

In this modeling, an entity is described as a set of interconnected components. A component instantiation statement is a concurrent statement. Therefore, the order of these statements is not important. The structural style of modeling describes only an interconnection of components (viewed as black boxes), without implying any behavior of the components themselves nor of the entity that they collectively represent.

In Structural modeling, architecture body is composed of two parts - the declarative part (before the keyword begin) and the statement part (after the keyword begin).

Logic Operation – AND GATE



X	Y	Ζ
0	0	0
0	1	0
1	0	0
1	1	1

VHDL Code: Library ieee; use ieee.std_logic_1164.all;

entity and1 is port(x,y:in bit ; z:out bit); end and1; architecture virat of and1 is

begin z<=x and y; end virat;

Logic Operation – OR Gate



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1

VHDL Code: Library ieee; use ieee.std_logic_1164.all;

entity or1 is port(x,y:in bit ; z:out bit); end or1;

architecture virat of or1 is begin z<=x or y; end virat;

VHDL Code for a Half-Adder

VHDL Code:
Library ieee; use ieee.std_logic_1164.all;
<pre>entity half_adder is port(a,b:in bit; sum,carry:out bit); end half_adder;</pre>
architecture data of half_adder is
begin
$sum \le a xor b;$
carry \leq a and b;
end data:

VHDL Code for a Full Adder

Library ieee; use ieee.std_logic_1164.all;

entity full_adder is port(a,b,c:in bit; sum,carry:out bit); end full_adder;

architecture data of full_adder is begin

sum<= a xor b xor c; carry <= ((a and b) or (b and c) or (a and c)); end data;