

Counters - (~~8~~)

Lock Out Condition

In shortened modulus counters, there may occur this when it is switched on or at any time during counting. If at any time this counter falls into some unused or invalid states (for eg. - In mod 12 counter states from 12 to 15 are invalid), the subsequent clock pulses may not cause it to come to a valid state. Then the counter become useless, as it stops working. Such counters with this feature is said to suffer from the problem of lock out.

To avoid this, while designing a logic circuit that resets the FF or that changes its state to a valid one should be included. i.e. all invalid states (if any occur) should be considered in design and these should be allowed to change to a valid state after a clock pulse. so no don't cares are permitted in the design.

Combining - diff Modulo Counters.

Different mod counters can be combined together to get another mod counter, eg: -

a mod 2 & a mod 5 connected together gives a mod 10 counter. The connection between counters may be ripple but both should work in synchronism whether the connected ones are synchronous or asynchronous.

Synchronous Counters / parallel counters.

All FFs are triggered simultaneously or parallelly by the clock pulses. Here propagation delay won't add together & is equal to the propagation delay of a single FF plus that of the gates involved. can

- Additional points
- ✓ can operate at higher frequencies than that of ripple counter. (since less time delay)
 - ✓ high speed
 - ✓ less severe decoding problems
 - ✓ more circuitry elements
 - ✓ presetting operation is called as loading of the counter.

Design of synchronous counters

- ✓ First identify the no. of FFs required. If mod N. Then no. of bits is selected such that ~~less~~ the smallest value of n, for which, no. of states $N \leq 2^n$.

Counters designed without lock out problem are called as self starting counters.

✓ draw the state diagram showing all possible states in the required sequence

✓ write down the present state as a table including all possibilities in that counter in the usual sequence.

✓ write the next state ~~to~~ in the next column corresponding to each present state.

✓ Complete the excitation table of ~~the~~ ^{each} FF to be used, for all the written ps & ns.




✓ Determine the expressions for the i/p's of each FF using K-map

✓ Draw the logic diagram accordingly.

Q) Design a mod 4 synchronous counter using JK Flip flop.

mod 4 \Rightarrow to count from 0 to 3 i.e. 00 to 11 only 2 bits, only 2 ffs are required. ~~ie~~ using 2 FFs = $2^2 = 4$, i.e. only 4 states can be counted i.e. from 0 to 3. so full modulus. so no lock out condition. (it is only for shortened modulus). It is a self starting counter. unless specified design an up counter.

Present state		Next state		J_2	K_2	J_1	K_1
Q_2	Q_1	Q_2	Q_1				
0	0	0	1	0	x	1	x
0	1	1	0	1	x	x	1
1	0	1	1	x	0	1	x
1	1	0	0	x	1	x	1




Mod-4 synchronous up counter.



Mod 4 synchronous down counter

Present state		Next state		J_2	K_2	J_1	K_1
Q_2	Q_1	Q_2	Q_1				
0	0	1	1	1	X	1	X
0	1	0	0	0	X	X	1
1	0	0	1	X	1	1	X
1	1	1	0	X	0	X	1

state diagram



Write present state in the row sequence & next state as per state diagram





Mod 4 synchronous down counter

③ Mod 4 synchronous up down counter

Include an external control bit named 'M' to control the counting. Design it considering M also as a ~~input~~ parameter along with the output bits while drawing K-maps.

Assume upcounting for $M=1$, & downcounting for $M=0$.

M	Present state		Next state		J_2	K_2	J_1	K_1
	Q_2	Q_1	Q_2	Q_1				
down counting	0	0	1	1	1	X	1	X
	0	0	0	0	0	X	X	1
	0	1	0	1	X	1	1	X
	0	1	1	0	X	0	X	1
up counting	1	0	1	0	1	X	X	1
	1	0	1	1	X	0	1	X
	1	1	0	0	X	1	X	1
	1	1	0	0	X	1	X	1



Mod 4 synchronous up down counter


Mod 5 Counter using T flip flop

i) mod 5 → to count from 0 to 4, i.e. 000 to 100 ⇒ 3 bits → 3 FFs.



ii) with lock-out

Present state	Next state	T ₃	T ₂	T ₁
Q ₃ Q ₂ Q ₁	Q ₃ Q ₂ Q ₁			
0 0 0	0 0 1	0	0	1
0 0 1	0 1 0	0	1	1
0 1 0	0 1 1	0	0	1
0 1 1	1 0 0	1	1	0
1 0 0	0 0 0	1	0	0

state diagram






The cells in k-map corresponding to the invalid states 5, 6 & 7 are represented as don't cares.



Mod 5 Synchronous Counter

ii) without lock-out / self starting counter
 All invalid states i.e. 5, 6, 7 should be transferred to a valid state (say zero state) after a clk.

Present state	Next state	T ₃	T ₂	T ₁
Q ₃ Q ₂ Q ₁	Q ₃ Q ₂ Q ₁			
0 0 0	0 0 1	0	0	1
0 0 1	0 1 0	0	1	1
0 1 0	0 1 1	0	0	1
0 1 1	1 0 0	1	1	0
1 0 0	0 0 0	1	0	0
1 0 1	0 0 0	1	1	0
1 1 0	0 0 0	1	1	1
1 1 1	0 0 0	1	1	1




Mod-5 - self starting counter

Sequence Generator

Generate the given sequence 0, 3, 6, 5, 4, 0, 3, ...
Using DFF.

The invalid states are 2, 4, 7. All these states should be transferred to a valid state. say zero here.

state Diagram



Present state			Next state			D ₃	D ₂	D ₁
Q ₃	Q ₂	Q ₁	Q ₃	Q ₂	Q ₁			
0	0	0	0	1	1	0	1	1
0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0
0	1	1	1	1	0	1	1	0
1	0	0	0	0	0	0	0	0
1	0	1	0	0	1	0	0	1
1	1	0	1	0	1	1	0	1
1	1	1	0	0	0	0	0	0


	Q ₂ Q ₁	11	10
Q ₃ 0	0	0	1
Q ₃ 1	0	0	1

$$D_3 = Q_3 Q_2 Q_1 + Q_3 Q_2 \bar{Q}_1$$

$$D_2 = \bar{Q}_3 \bar{Q}_2 \bar{Q}_1 + \bar{Q}_3 Q_2 Q_1$$


$$= \bar{Q}_3 (\bar{Q}_2 \bar{Q}_1 + Q_2 Q_1)$$

$$D_1 = \bar{Q}_3 \bar{Q}_2 \bar{Q}_1 + Q_3 \bar{Q}_2 Q_1 + Q_3 Q_2 \bar{Q}_1$$



Shift Register

SISO (Serial in serial out)



Serial in - 1 bit input

Serial out - 1 bit output

o/p of 1st is given as i/p to 2nd & so on &
o/p of last FF (shift right)


here +ve edge triggering, (the serial i/p)
so after 1st +ve edge of CLK, value of Q_1 comes at Q_1 & acts as i/p to 2nd. after 2nd CLK edge, this value reaches Q_2 at o/p of 2nd FF, after 3rd CLK, it reaches the o/p point of 3rd FF at Q_3 & after 4th CLK pulse, it reaches the final o/p point at Q_4 . Thus in a 4-bit SISO register, the data i/p will reach the o/p point only after 4 clock pulses. If there are only 3 FFs (3 bit) it will take 3 pulses.

The following table shows the data flow in a SISO register. Initial values at o/p points

CLK	D_1 (Serial i/p)	Q_1	Q_2	Q_3	Q_4 (Serial o/p)
0	0	0	0	0	0
1	1	1	0	0	0
2	0	0	1	0	0
3	1	1	0	1	0
4	0	0	1	0	1

SIPD (Serial in parallel out)

Serial in (only bit as i/p)
Parallel o/p (no. of o/p bits = no. of FF. u o/p of each FF)
Consider a 4 bit register, so 4 FFs are required
i/p of 1st FF as serial data i/p connect o/p of 1st to i/p of 2nd, o/p of 2nd to i/p of 3rd & so on, since data i/p is serial type take o/p's from the o/p points of all 4 FFs




Here also during 1st clk pulse serial i/p to transfer to o/p, during 2nd it will be transferred to the o/p side of 2nd & finally after 4th pulse it will reach the o/p point of last FF

CLK	Serial	Parallel o/p				cleared initially
	D_1	Q_1	Q_2	Q_3	Q_4	
0	0	0	0	0	0	
1	1	1	0	0	0	
2	1	1	1	0	0	
3	0	0	1	1	0	
4	1	1	0	1	1	

PISO

Parallel i/p \Rightarrow so no. of i/p bits = no. of FFs & as i/p bits of each FF all inputs are given simultaneously and the o/p is to be taken from the last FF (i.e. only 1 bit). Here the data should be loaded simultaneously (so diff values at diff i/p) but should be transferred for shifted to the next FF also so that an external serial i/p known as shift/load is used.




CLK

When shift/load = 0, the output of gates 1, 3 & 5 are zero, so o/p of each OR gate depends on the 2nd AND gate. Thus outputs one of the i/p to gates 2, 4 & 6 is now 1, so its o/p will be values of B, C, D itself so under this condition the parallel data will be directly loaded to the input point of respective FFs. Now apply the CLK signal, after 1st CLK, the parallel data loaded will be transferred to the output of FFs output side i.e. A to Q_1 , B to Q_2 , C to Q_3 , & D to Q_4 . Now change, shift/load to 1, then o/p of gates 2, 4 & 6 become 0, then o/p of OR gate is o/p of the 2nd AND gate (1, 3 & 5). One of the

i/p's of gates 1, 3 & 5 is now 1. Then its o/p will be the other i/p's i.e. $Q_1, Q_2, \& Q_3$. So what happens is that, when shift/load = 1, the o/p's of previous FF comes to the i/p of the next FF i.e. Q_1 at D_2, Q_2 at D_3 & Q_3 at D_4 . Now during the next pulse this data will be transferred to the o/p's of the respective FF. Thus the 4 parallel values loaded, can be taken out after 4 clock pulses only. The next set of parallel data is taken only after 4 pulses.

when ABCD = 1010.

Shift/Load	CLK	D_1	D_2	D_3	D_4	Q_1	Q_2	Q_3	Q_4
0	0	1	0	1	0	0	0	0	0
		Parallel data loaded.				cleared initially			
1	1					1	0	1	0
						0	1	0	1
1	2					1	0	1	0
1	3					-	-	-	1
1	4								



Parallel i/p = no. of i/p's = no. of o/p's = no. of parallel o/p FFs.
 data is given & taken simultaneously. The given data can be taken out at every CLK pulse.

CLK	in				out			
	D_1	D_2	D_3	D_4	Q_1	Q_2	Q_3	Q_4
1	1	0	1	0	1	0	1	0
2	1	0	1	1	1	0	1	1

Applications of shift registers


- ① to convert serial data to parallel form
- ② to convert parallel data to serial form
- ③ Universal shift register — can convert both parallel to serial & serial to parallel

4) For generating time delays, by controlling the clock frequency and by fixing the no. of stages (FFs) in the register.


5) Ring Counter

6) Johnson Counter.

Ring Counter - modification of 4:50 register, by connecting the Q output of last FF to the 'D' input of first FF.



The same can be realized using JK as follows.



here J_1 & K_1 are complement values of Q_4 & \bar{Q}_4 . so the J value will be directly transferred to the output side at every clock edge.

Working

Let all FFs except the first one are cleared initially. then preset the first flip (~~2nd~~ can be preset as per the requirement). Thus $Q_1 = 1$ & $Q_2 = Q_3 = Q_4 = 0$, initially. Now after clock pulse at every -ve CLK edge (since -ve edge triggered as shown in pg)

The data at i/p will be transferred to o/p. The data after each clk pulse follows the sequence table below.

CLK	Q_1	Q_2	Q_3	Q_4
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	1	0	0	0


Sequence table

CLK	Q_1	Q_2	Q_3	Q_4
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	1	0	0	0
4	0	1	0	0
5	0	0	1	0
6	1	0	0	0
7	0	0	0	1

Initially, i/p to all FFs $Q_4 = 0$, & $D_2 = Q_1 = 1$, $D_3 = Q_2 = 0$, & $D_4 = Q_3 = 0$. After 1st CLK pulse, Q_1 becomes $D_1 = 0$, $Q_2 \rightarrow 1$, $Q_3 \rightarrow 0$ & $Q_4 \rightarrow 0$

This continues & the continues as a ring
Hence the name.

State diagram - the output states in the
sequence obtained is shown in the following
state diagram.





The no. of states = no. of FFs = mod of the counter
here it is 4. It can count only 4 bits
where as an n bit ripple counter can count
 2^n bits.

Advantage - no decoder is required,
It's synchronous type
no gates external to FFs
so very fast; but suffer from lock out

Johnson Counter / Twisted ring counter.

Modification of SISO register again,
but the feedback provided is from the
inverted output (w.b.) of the last FF to the


D input of first FF similar to ring, Q output of each stage is connected to the D input of next stage. Since \bar{Q} at the end FF is connected back to the first, it is called as twisted ring counter. Logic diagram using D & JK, state diagram & sequence table are shown below



CLK Q_1 Q_2 Q_3 Q_4 } at $\text{CLK} = 0$, all o/p's are
 0 0 0 0 0 } zero i.e. all FFs are reset
 initially after each CLK, the level or value of Q_1
 will be shifted to Q_2 , value of Q_2 to Q_3 , Q_3 to Q_4
 & last the value of Q_4 to Q_1 , and the sequence

is as shown in the sequence table.
state diagram.

CLK.	Q_1	Q_2	Q_3	Q_4
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0
9	1	0	0	0




Sequence Table.

An n FF Johnson counter can have $2n$ states and can count upto $2n$ pulses. So it is a mod $2n$ counter.

- features :-
- more economical than ring
 - less economical than ripple
 - requires two i/p gates for decoding
 - suffers from lock out

Timing diagram.



Timing diagram of ring counter.

